

**DEVELOPMENT OF COORDINATED VOLTAGE
CONTROL MECHANISM FOR MV NETWORKS WITH
LARGE SCALE SOLAR PENETRATION**

Mutuantrige Kasun Darshana Peiris

(159314J)

Degree of Master of Science

Department of Electrical Engineering

University of Moratuwa

Sri Lanka

May 2019

**DEVELOPMENT OF COORDINATED VOLTAGE
CONTROL MECHANISM FOR MV NETWORKS WITH
LARGE SCALE SOLAR PENETRATION**

Mutuantrige Kasun Darshana Peiris

(159314J)

Thesis submitted in partial fulfillment of the requirements for the degree Master of
Science

Department of Electrical Engineering

University of Moratuwa

Sri Lanka

May 2019

DECLARATION

I declare that this is my own work and this thesis does not incorporate without acknowledgement any material previously submitted for a Degree or Diploma in any other University or institute of higher learning and to the best of my knowledge and belief it does not contain any material previously published or written by another person except where the acknowledgement is made in the text.

Also, I hereby grant to University of Moratuwa the non-exclusive right to reproduce and distribute my thesis, in whole or in part in print, electronic or other medium. I retain the right to use this content in whole or part in future works (such as articles or books).

Signature:

Date:

.....

M. K. D. Peiris

The above candidate has carried out research for the Masters thesis under my supervision.

Signature of the supervisor:

.....

Date:

Dr. J. V. U. P. Jayatunga

.....

Date:

Dr. D. P. Chandima

.....

Date:

Dr. H. M. Wijekoon

ABSTRACT

With the rapidly increasing solar PV penetration to the Utility Distribution Network (UDN) over the past decade, numerous operational challenges including Power Quality (PQ) problems have become substantial compared with the conventional UDN globally. Primarily, solar photovoltaic (PV) systems were connected to the UDN via Low Voltage (LV) side, however, global trend has been advanced to extract solar energy through Medium Voltage (MV) networks up to date via large scale solar farm integration.

Steady state voltage rise in the distribution feeders is reported as one of the main constraining factors for limiting solar PV deployment in LV and MV networks. In Sri Lankan context, recent studies proved that over voltages stay unavoidable in LV networks with high solar PV penetration. Further, preliminary system studies has shown that over voltages will give rise due to the connection of proposed 1 MW Solar Farms at MV level under the “Battle for Solar Energy” program.

This thesis is a comprehensive study to identify the PQ issues correlated to such MV networks, especially assesses the over voltage occurrences during the day time where solar penetration at its maximum. A coordinated decentralized control mechanism is adapted to control the over voltages and maintain the voltage levels within its stipulated limits. Coordination between two decentralized voltage controllers; reactive power control of solar PV inverter and distribution static compensator (DSTATCOM), is proposed to harness the maximum amount of clean energy into the UDN avoiding voltage violations, splitting the MV network into multiple controllable zones.

The coordinated voltage control mechanism was modeled using DIgSILENT PowerFactory simulation platform for IEEE 33-bus radial network, which was further extended to the Mauara feeder of the Embilipitiya Grid Substation of Sri Lanka in order to verify the mitigation of over voltages due to large scale solar penetrations. Finally, the influence of the DSTATCOM location and the dead band voltage of the PV inverter on the voltage profile of the Mauara feeder were analyzed.

Index Terms – Solar penetration, coordinated voltage control, IEEE 33 bus network, DSTATCOM

DEDICATION

To my parents, beloved wife and our daughter.

ACKNOWLEDGEMENT

First and foremost, I would like to express my sincere gratitude to my principal supervisor Dr. J. V. U. P. Jayatunga, Senior Lecturer from Electrical Engineering Department at University of Moratuwa, for the continuous support of my M.Sc. Study and research, for her motivation, enthusiasm, and enormous knowledge. Thanks also to my other supervisors Dr. D. P. Chandima, Senior Lecturer from Electrical Engineering Department at University of Moratuwa, and Dr. H. M. Wijekoon, Chief Engineer (Transmission Planning) from CEB for their guidance and continuous support throughout the study.

Second, I would like to thank the rest of the lecturers from Electrical Engineering Department at University of Moratuwa for their enthusiasm, encouragement and insightful comments, during the progress reviews.

Last but not the least, I would like to convey my sincere gratitude to my wife, parents and family members for their understanding, support in numerous ways to achieve my targets all the time.

M. K. D. Peiris

May 2019

TABLE OF CONTENTS

Declaration	i
Abstract	ii
Dedication	iii
Acknowledgement	iv
Table of Contents	v
List of Figures	viii
List of Tables	x
List of Abbreviations	xi
List of Appendices	xiii
1. Introduction	1
1.1 Background	1
1.2 Problem Statement	2
1.3 Objective	3
1.4 Methodology	4
1.5 Organization of the Thesis	4
2. Problem Formulation with Large Scale Solar Penetration	6
2.1 Overview	6
2.2 Battle for Solar Energy Program	7
2.3 Simulation Analysis	8
2.3.1 Simulation 1: Embilipitiya GSS	8
2.3.1.1 Study 1: Typical mid-day load condition	10
2.3.1.2 Study 2: Minimum mid-day load condition	11
2.3.2 Simulation 2: Anuradhapura GSS	13
2.4 Conclusion	15
3. Literature Review	17
3.1 Overview	17
3.2 Voltage Variations due to Distributed Energy Resources	17
3.3 Conventional Over Voltage Control Techniques	19
3.3.1 On-load tap changer transformer	19

3.3.2	Capacitor bank	19
3.3.3	Voltage regulator	20
3.3.4	Static VAR compensator	20
3.3.5	Dynamic Voltage Restorer (DVR)	21
3.3.6	DSTATCOM	21
3.4	Control Structures	23
3.4.1	Local Control	23
3.4.2	Decentralized Coordinated Control	24
3.4.3	Centralized Control	24
3.5	Conclusion	25
4.	Development of Dynamic Voltage Control Mechanism using DSTATCOM	26
4.1	Overview	26
4.2	Mathematical Modeling of DSTATCOM	30
4.3	DIgSILENT PowerFactory Modeling	34
4.3.1	IEEE 33 Bus Distribution Network Model	34
4.3.2	DSTATCOM Model	37
4.3.3	Discussion	41
4.4	Development of Modified DSTATCOM Model	43
4.4.1	Introduction	43
4.4.2	Local Controllable Zones	43
4.4.3	Discussion	47
5.	Voltage Control Co-ordination between Solar PV Inverter & DSTATCOM	49
5.1	Overview	49
5.2	Voltage-Reactive Power (Volt-Var)	51
5.3	Co-ordination between DSTATCOM and DER	52
5.4	Simulation	54
5.5	Discussion	56
6.	Voltage Management in Embilipitiya GSS with Proposed Solar Farms	57

6.1	Overview	57
6.2	Adoption of Coordinated Voltage Control Mechanism	57
6.2.1	Typical mid-day load condition	58
6.2.2	Minimum mid-day load condition	61
6.3	Influence of DSTATCOM Location on Voltage Profile	63
6.4	Influence of Dead Band Voltage of Solar PV on Voltage Profile	64
6.5	Conclusion	66
7.	Conclusions and Recommendations	67
7.1	General Conclusions	67
7.2	Research Findings	68
7.3	Suggestions for Future Work	69
	References	70
	Appendices	74

LIST OF FIGURES

	Page	
Figure 1.1	Solar PV global capacity and annual additions, 2007-2017	1
Figure 1.2	Sri Lanka 2050 electricity generation mix: 100 percent RE	2
Figure 2.1	Mauara Feeder model with 6 nos. of solar farms	9
Figure 2.2	Voltage variation along Mauara Feeder (Typical mid-day load condition)	10
Figure 2.3	Simulation results of voltage variation along the Mauara feeder in SynerGi simulation platform	11
Figure 2.4	Voltage variation along the Mauara Feeder (Minimum mid-day load condition)	12
Figure 2.5	Simulation results of voltage variation along the Mauara feeder in SynerGi simulation platform	12
Figure 2.6	AOld-Vavuniya feeder model with 4 nos. of solar farms	14
Figure 2.7	Voltage variation along the AOld-Vavuniya Feeder	14
Figure 2.8	Simulation results of voltage variation along the AOld-Vavuniya feeder in SynerGi simulation platform	15
Figure 2.9	Voltage comparison of typical & minimum mid-day load conditions of Mauara feeder	16
Figure 3.1	A simple radial distribution network with DG	18
Figure 3.2	Typical SVC configuration	20
Figure 3.3	Typical DVR configuration	21
Figure 3.4	Typical DSTATCOM configuration	22
Figure 3.5	Differentiation between centralized, decentralized & local control structures	23
Figure 4.1	Configuration of DSTATCOM	27
Figure 4.2	Terminal characteristics of DSTATCOM	28
Figure 4.3	Basic vector diagrams of DSTATCOM	28
Figure 4.4	Block diagram of the DSTATCOM	30
Figure 4.5	DSTATCOM control block diagram	32
Figure 4.6	Single Line Diagram of IEEE 33Bus Network	35
Figure 4.7	IEEE 33 Bus Voltage Profile	37
Figure 4.8	Single line diagram of test system with DSTATCOM	38

Figure 4.9	DSTATCOM control frame	39
Figure 4.10	DSTATCOM control block diagram	39
Figure 4.11	Single Line Diagram of DSTATCOM connected to 33 rd bus	40
Figure 4.12	IEEE 33 Bus Voltage Profile with DSTATCOM	41
Figure 4.13	Comparison of voltage variation due to DSTATCOM	42
Figure 4.14	Change of voltage due to DSTATCOM at 33rd bus	42
Figure 4.15	LCZ concept adaption for a distribution network	43
Figure 4.16	LCZ representation of the test system with DSTATCOM	45
Figure 4.17	Control frame diagram of modified DSTATCOM model	46
Figure 4.18	Control block diagram of modified DSTATCOM model	46
Figure 4.19	Comparison of voltage variation due to typical & modified DSTATCOM	47
Figure 4.20	Voltage change due to typical & modified DSTATCOM	48
Figure 5.1	Voltage-Reactive power characteristic	51
Figure 5.2	Representation of voltage magnitudes	52
Figure 5.3	Flow Diagram of the co-ordination between DSTATCOM and DER	53
Figure 5.4	Network configuration of coordinated voltage control	55
Figure 5.5	Comparison of bus voltages of the test system	55
Figure 6.1	Comparison of Mauara feeder voltages under different simulation platforms	58
Figure 6.2	Identification of LCZ consists of solar PV and DSTATCOM	59
Figure 6.3	Voltage profile of 06 locations under TLC	59
Figure 6.4	Complete voltage profile variation of Mauara feeder	60
Figure 6.5	Comparison of Mauara feeder voltages under different simulation platforms	61
Figure 6.6	Voltage profile of 06 locations under MLC	62
Figure 6.7	Identification of LCZs of DSTATCOMs	63
Figure 6.8	Mauara feeder voltage against DSTATCOM location	64
Figure 6.9	Reactive power absorption vs dead band voltage of DER	65

LIST OF TABLES

		Page
Table 2.1	Identified large scale solar PV locations under the battle for solar energy program	7
Table 2.2	Summary of the simulation scenarios Mauara feeder	8
Table 2.3	Summary of the simulation scenarios Vavuniya feeder	13
Table 4.1	Functionality of modules of DSTATCOM control block	32
Table 4.2	IEEE 33 Bus Network Data	36
Table 4.3	Parameters of the DSTATCOM model	40
Table 4.4	Summary of the IEEE 33 bus network under three cases	48
Table 5.1	Differentiation of control modes	49
Table 5.2	Summary of the IEEE 33 bus network under coordinated control mode	56
Table 5.3	Summary of the LCZ under coordinated control mode	56
Table 6.1	Voltage summary of the 06 locations under TLC	60
Table 6.2	Voltage summary of the 06 locations under MLC	62
Table 6.3	Reactive power absorption vs dead band voltage	65
Table 7.1	Summary of the Mauara Feeder simulations	68

LIST OF ABBREVIATIONS

Abbreviation	Description
AC	Alternating current
CEB	Ceylon electricity board
CSD	Current synchronous detection
CSP	Concentrating solar thermal power
DC	Direct current
DER	Distributed energy resource
DG	Distributed generation
DMS	Distribution management system
DSL	DIgSILENT-PowerFactory simulation language
DSTATCOM	Distribution static compensator
DVR	Dynamic voltage restorer
EMD	Empirical decomposition
EPLL	Enhanced phase locked loop
FACTS	Flexible alternative current transmission system
GSS	Grid substation
GW	Giga watt
HV	High voltage
IEEE	Institute of Electrical and Electronics Engineers
IGBT	Insulated-gate bipolar transistor
IO	Input output
ISCT	Instantaneous symmetrical component theory
LCZ	Local controllable zone
LECO	Lanka Electricity Company (Pvt) Ltd
LV	Low voltage
MLC	Minimum mid-day load condition
MOSFET	Metal oxide semiconductor field effect transistor
MV	Medium voltage

MW	Mega watt
OLTC	On-load tap changer
PBT	Power balance theory
PCC	Point of common coupling
PI	Proportional integral
PLL	Phase locked loop
PV	Photovoltaic
PQ	Power quality
RE	Renewable energy
SLSEA	Sri Lanka sustainable energy authority
SRF	Synchronous reference frame
SVC	Static var compensator
TCR	Thyristor-controlled reactor
TLC	Typical mid-day load condition
TSC	Thyristor-switched capacitor
UDN	Utility distribution network
UNFCCC	United Nations Framework Convention on Climate Change

LIST OF APPENDICES

Appendix	Description	Page
A1	Power Quality in Distribution Network	74
A2	Overview of major FACTS devices	75
A3	Summary of Power System Analysis Modelling Capability	76
A4	Phase Locked Loop	77
A5	Voltage-Reactive Power (Volt-Var)	78
A6	Active Power-Reactive Power (Watt-Var)	80
A7	Voltage-Active Power (Volt-Watt)	81
A8	Records Generated for IEEE 33 Bus Network in DIgSILENT PowerFactory	83
A9	Records Generated for IEEE 33 Bus Network with DSTATCOM in DIgSILENT PowerFactory	86
A10	Records Generated for IEEE 33 Bus Network with Modified DSTATCOM in DIgSILENT PowerFactory	89
A11	Records Generated for Coordinated Voltage Control between DSTATCOM & Solar PV of IEEE 33 Bus Network in DIgSILENT PowerFactory	92
A12	Records Generated for Coordinated Voltage Control between DSTATCOM (@39 bus) & DER of Mauara Feeder in DIgSILENT PowerFactory under TLC	95
A13	Records Generated for Coordinated Voltage Control between DSTATCOM (@52 bus) & DER of Mauara Feeder in DIgSILENT PowerFactory under MLC	98
A14	Records Generated for Coordinated Voltage Control between DSTATCOM (@52 bus) & DER of Mauara Feeder in DIgSILENT PowerFactory under TLC	101