

OPTIMIZING THE. USE OF BREAKER SWITCHED CAPACITORS IN CEB SYSTEM

A dissertation submitted to the Department of Electrical Engineering, University of Moratuwa in partial fulfillment of the requirements for the Degree of Master of Science

> By D.D.U. Dompege

Supervised by Dr. J.P. Karunadasa K.P. Kusumshanthi

Department of Electrical Engineering University of Moratuwa, Sri Lanka

2009

93948



Abstract

Ceylon Electricity Board (CEB) as many other utilities uses breaker switched capacitor banks for voltage support and reactive power compensation in grid substations. At present it has a 320Mvar installed capacity and 70Mvar more to be come in next few years. The main intentions of the use of capacitor banks is to give voltage support at the substation level, reduction of losses in power transformers and transmission lines, and to release the capacity constraints in transformers and lines.

CEB uses power factor regulation for switching these capacitor banks. The general view of the system control center (SCC) who operates the network is that this concept does not allow economical utilization of capacitor banks and sometimes they need to manually switch on them overriding the auto controller and vise versa. Underutilizing an economical reactive power source is a factor to consider. Therefore, the objective of this research is to study the technical feasibility of connecting maximum available capacitor banks in each sub station and by doing so, to propose a better switching policy than the existing one.

The research was planned as a case study, selecting a typical grid sub station in CEB and then, the results are expected to be extrapolated to a general concept, to suit the whole CEB network. First, actual substation data was collected, logged and analyzed. The possibilities of connecting more capacitor banks, under such real time system characteristics were studied in a computer simulation model. PSCAD is the simulation software used for the network simulations. The impacts due to additional banks on the system conditions, technical constraints, non violation of general standards and economics were studied using the results from the simulations. The results were compared with actual data measurement by forcing the simulated conditions for the maximum utilization, in the real system.



The analysis revealed that the present switching concept does not fully fit for CEB network. The possibilities of further utilization of already installed capacitor banks, was identified. Instead of present switching criteria, reactive power based control and voltage based control schemes were evaluated. Although the present criterion has a comparatively high utilization factor, it also seems that banks are not utilized at mostly required periods. As per the observations, reactive power controlled capacitor bank switching criteria is more useful compared to loss reduction in the system. When comparing the voltage control based switching, the switching pattern is similar to the pattern with reactive power control based switching in the day time. -During night time it gets closure to the requirement that SCC actually needs. However, complex algorithms are necessary to coordinate the two control loops, AVR and capacitor bank controller when-using such voltage control schemes. When two independent controls try to control same parameter, it leads to an unnecessary switching or simply, hunting the tap changer and capacitor banks.

Finally, as the conclusion of the research, multi functional switching scheme based on voltage and reactive power was proposed for the switching policy of the capacitor banks in the CEB network.

DECLARATION

The work submitted in this dissertation is the result of my own investigation, except where otherwise stated.

It has not already been accepted for any degree, and is also not being concurrently submitted for any other degree.

UOM Verified Signature

D.D.U. Dompege 22nd July, 2009

UOM Verified Signature

We endorse the declaration by the candidate.

UOM Verified Signature

Dr. J. P. Karunadasa

UOM Verified Signature

K.P. Kusumshanthi

This report is a result of a study carried out in partial fulfillment of the requirements for the Degree of Master of Science. The generous support, guidance, and instructions received from my supervisors, lecturers, technical experts and my colleagues in numerous ways, is the key for the success of this effort.

I would first like to express my sincere gratitude and appreciation to Dr. J.P.Karunadasa, Head of the Electrical Engineering Department and a Senior Lecturer of the University of Moratuwa, for his guidance and supervision and instructing to make this study practical and meaningful. All other academic staff members who taught me in the first year of the study, the course coordinator, lecturers and the others are remembered with full of gratitude for their support extended to me.

I am also most grateful to Mr. K.P. Kusumshanthi, a Senior Engineer in the operations and maintenance division of the Ceylon Electricity Board, for his support and guidance and instructions from the inception. Many other individuals and my colleagues in Ceylon Electricity Board, who supported and encouraged me in numerous ways are also remembered and appreciated with sincere gratitude.

Finally, I would like to thank my wife for releasing from the family commitments and two children for bearing all difficulties due to lack of attention to them and managing themselves during this period.

May be I could not have made it without your valuable support.

Table of Contents

| Declaration | i |
|---------------------------------------------------------------|-----|
| Abstract | ii |
| Acknowledgement | iii |
| Table of Content | iv |
| List of Figures | vi |
| List of Tables | vii |
| Chapter 1 - Introduction | |
| 1.1 Background | 1 |
| 1.2 Objectives | 2 |
| 1.3 Scope of work | 3 |
| | 5 |
| Chapter 2 - Capacitor Banks in Substations | |
| 2.1 Shunt Capacitors | 4 |
| 2.2 Different types of Capacitor banks | 4 |
| 2.3 Controlling philosophy | 6 |
| 2.3.1 Temperature control | 6 |
| 2.3.2 Time control | 6 |
| 2.3.3 Current control | 6 |
| 2.3.4 Power factor control | 6 |
| 2.3.5 Var control | 7 |
| 2.3.6 Voltage control of Moratuwa, Sri Lanka. | 7 |
| 2.4 CEB's Present Configuration heses & Dissertations | 7 |
| Chapter 3 - Problems Due to Capacitor banks in Substations | |
| 3.1 Switching inrush | 10 |
| 3.2 Harmonic resonance | 15 |
| 3.3 Voltage distortion | 16 |
| Chapter 4 – A Case study for Panadura Sub station | |
| 4.1 Substation details | 17 |
| 4.2 Measurements and Collections of substation data | 17 |
| 4.3 Measuring devices and data loggers | 18 |
| 4.4 Behaviour of the power factor in the system | 19 |
| 4.5 Switching pattern of capacitor banks in the Substation | 22 |
| 4.6 Uncompensated reactive power | 24 |
| 4.7 Behaviour of transformer Tap position | 31 |
| 4.8 Summery of the system study | 34 |
| Chapter 5 - Possibilities of maximizing the use of capacitors | |
| 5.1 System modeling and simulation | 35 |
| 5.2 The Basics in Substation model | 36 |
| 5.3 Running the simulations | 30 |
| 5.4 Voltage rise due to capacitor banks | 40 |
| 5.5 Voltage control by OLTC & AVR | 40 |
| 5.6 Current through the OLTC | 44 |
| 5.7 Effect of resonance due to maximum capacitor banks | 46 |
| 5.8 Effects on voltage distortion caused by harmonics | 48 |
| under maximum capacitor banks | 70 |

Chapter 6 - A Solution for switching

| 6.1 Important factors in new switching criteria | 54 |
|----------------------------------------------------------|----|
| 6.2 Proposal for switching criteria based on Var control | 55 |
| 6.3 Proposal for switching criteria based on Var control | 58 |
| 6.4 Optimum switching solution | 62 |

Chapter 7 - Conclusion and recommendations

| 7.1 Analysis and results | 63 |
|----------------------------------------|----|
| 7.2 Conclusion | 64 |
| 7.3 Recommendations for future studies | 64 |

References

| Appendix 1(a) | Details of Ca | pacitor banks | in | CEB system |
|---------------|---------------|---------------|----|------------|
|---------------|---------------|---------------|----|------------|

Appendix 1(b) Substation arrangement – Panadura Grid sub station

Appendix 1(c) CEB transmission network

Appendix 2(a) Data format for measured data in Panadura Grid substation with no capacitor banks connected

- Appendix 2(b) Comparison of measured tap with no capacitor banks and all capacitor banks
- Appendix 3(a) Format for results on network simulation- PSCAD file for 21st January 2009
- Appendix 3(b) Format for summery of simulation results for 21st, 22nd, and 24th
- Appendix 4 Data format for measured data in Panadura Grid substation with all capacitor banks connected
- Appendix 5(a) Format for frequency-Impedance simulation data PSCAD files for different loads.
- Appendix 5(b) Format for frequency-Impedance simulation data PSCAD files for different transformer/capacitor bank configurations
- Appendix 6 Data format for harmonic measurement Panaduara grid sub station
- Appendix 7(a) Format for results Reactive power control switching points for 21st January 2009
- Appendix 7(b) Format for summary of results- Comparison of simulation data Present, Optimum & reactive power control schemes for 21st 22nd 24th January 2009
- Appendix 8(a) Format for results Voltage control switching points for 21st January 2009
- Appendix 8(b) Format for summary of results- Comparison of simulation data Present, & voltage control schemes for 21st 22nd 24th January 2009

65

List of figures and table

| Figure | 2.1 | Typical arrangement of Capacitor banks in a utility systems | 04 |
|--------------------|------------------|-------------------------------------------------------------------------------------------------------------------------------------------------|------|
| Figure - | 2.2 | Typical pad mounted Capacitor bank | 05 |
| Figure - | 2.3 | Typical stacked rack Capacitor bank | 05 |
| Figure - | 2.4 | Typical pole tip mounted Capacitor bank | 06 |
| Figure - | 2.5 | 5Myar stacked rack type capacitor bank – Panadura Grid sub station | 08 |
| Figure - | 3.1 | Model for a single bank switching | 11 |
| Figure - | 3.2 | Inrush current in normal bank switching - Panadura GSS Simulation results | 12 |
| Figure - | 3.3 | Voltage transient -Normal bank switching - Panadura GSS Simulation results | 12 |
| Figure - | 3.4 | Inrush current in filter bank switching - Panadura GSS -Simulation results | 13 |
| | 3.4 3.5 | <i>Voltage transients in filter bank switching - Panadura GSS -Simulation results</i> | 13 |
| Figure | 3.6 | Inrush current in back to back switching - Panadura GSS -Simulation results | 14 |
| Figure | 3.0 | <i>Voltage transients in back to back switching - Panadura GSS-Simulation results</i> | 14 |
| Figure - | 3.7 | Voltage transients across CB during bank opening - Panadura GSS-Simulation result | 15 |
| Figure | 3.9 | Frequency scan obtained from PSCAD model for panadura GSS | 16 |
| Figure - Etames | 3.10 | Voltage distortions at $16^{\circ}_{\circ} I_{THD}$ at maximum average load and with all | 16 |
| Eigure | 5.10 | | 1.0 |
| L'anna | 1 1 | banks in ON position Data recording equipment | 18 |
| Figure | 4.1 4.1(a) | Ben analyzer connected for 33kV measurements | 18 |
| | 4.1(a) 4.1(b) | Analyzer connected for 132kV measurements | 18 |
| | 4.1(c) | Sensing equipment | 18 |
| Enner | 4.2 | Sensing equipment (Contd) | 19 |
| Figure - Diavra | 4.2 4.3(a) | Pattern of the power factor measured at 33kv & 132kV levels over total | 19 |
| Figure | 4.5(0) | measurement period | • ^ |
| Figure | 4.3(b) | Pattern of the power factor measured at 33kv & 132kV levels on 21st January 2009 | 20 |
| Figure | 4.4(a) | Comparison of 132kV voltage and power factor over total measurement period | 20 |
| Figure | 4.4(b) | Comparison of 132kV voltage and power factor on 21st January 2009 | 21 |
| Figure | 4.5 | Comparison of real and reactive power with power factor Sri Lanka. | 22 |
| Figure | | a di Utili-ation of can banks under master slave mode | 25 |
| Figure | 4.6 (e to | p g) Utilization of cap banks under master slave mode p Dissertations | - 26 |
| Figure | | o d) Utilization of cap banks under independent mode | 27 |
| Figure | | g) Utilization of cap banks under independent mode | - 28 |
| Figure | 4.8 (a) | Reactive power flow under present switching criteria in master slave mode 21.01.09 | 29 |
| Figure | 4.8 (b) | Reactive power flow under present switching criteria in master slave mode 22.01.09 | - 29 |
| Figure | 4.8(c) | Reactive power flow under present switching criteria in master slave mode 23.01.09 | 30 |
| Figure | 4.8 (d) | Reactive power flow under present switching criteria in master slave mode 24.01.09 | 30 |
| Figure | 4.8 (e) | Reactive power flow under present switching criteria in master slave mode 25.01.09 | 30 |
| Ligure | 4.8 (f) | Reactive power flow under present switching criteria in master slave mode 26.01.09 | 31 |
| Figure | 4.8(g) | Reactive power flow under present switching criteria in master slave mode 27.01.09 | 31 |
| Figure | 4.9 (a) | Pattern of tap position with no capacitor banks 21st to 22^{nd} | 33 |
| Figure | 4.9 (b) | Pattern of tap position with no capacitor banks 23rd to 24 th | 33 |
| Figure | 4.9 (c) | Pattern of tap position with no capacitor banks 25th to 27 th | 34 |
| Figure | 5.1 | Transformer & Grounding transformer module | 36 |
| Figure | 5.2 | Tap changer c ontrol module | 36 |
| Figure | 5.3 | Load & load current measuring module | 37 |
| Figure | 5.4 | Capacitor bank & Inrush/Detuning reactor module | 37 |
| Figure | 5.5 | Complete model for Panadura Grid Substation | 38 |
| Figure | 5.6 | <i>HV bus voltage variations under different cap bank configurations Simulated data for 21st ,22nd &24th Jan 2009</i> | 43 |
| Figure | 5.7 | <i>HV</i> bus voltage values with all 4 banks in ON position – Actual measurements | 44 |
| Figure | 5.8 | Tap position variation to give constant LV voltage- Simulation results | 44 |
| Figure | 5.9 | Tap position variations to give constant LV voltage - Actual measurements | 45 |
| Figure | 5.10 | Current variations through OLTC Simulation results | 45 |
| Figure | 5.11 | Module for measurement of resonance frequency | 47 |
| Figure | 5.12 | Frequency plot for different load conditions with all banks connected | 50 |
| Figure | | Frequency plot for different loads under different bank configurations | 47 |
| Figure | 5.14 | I _{THD} measurement for a known set of data | 49 |
| Figure | 5.15 | Individual distortion levels | 49 |
| Figure | | Voltage distortion measurements (Total harmonic distortion levels) | 50 |
| Figure: | | Voltage distortion measurements (Individual harmonic distortion levels) | 51 |
| Figure | 5.18 | Complete PSCAD model for voltage distortion analysis | 52 |

| Figure | 6.1 | Switching pattern under present criteria | 53 |
|--------|-----|------------------------------------------------------------------------------------------------------------------------------------|----|
| Figure | 6.2 | Typical var control concept | 55 |
| Figure | | Comparison of switched banks under present, optimum and var control schemes | 56 |
| Figure | 6.4 | Proposal for dead bands for AVR and capacitor controller | 59 |
| Figure | 6.5 | <i>comparison of switched banks under present and voltage control schemes</i> 21 st 22 nd & 24 th | 60 |
| Figure | 6.6 | comparison of switched banks under voltage control scheme & var control with manual off $21^{st} \& 22^{nd}$ Jan | 61 |
| Figure | 6.7 | comparison of switched banks under voltage control schemes & var control with manual off -24^{th} | 62 |
| | | | |
| 7 11 | | Provide de la company and | 71 |

| 1 an C. 4.1 | Extract from the data measurement | - 7 |
|-------------|------------------------------------------------------------------------------------------------------------------------|-----|
| Table: 4.2 | Output file from PSCAD simulation showing differences in measurements | 32 |
| Table: 5.1 | Multiple run out put file for six recording inputs for different tap positions | 39 |
| Table: 5.2 | Increase/ Decrease in bus voltage due to maximum capacitor connections | 41 |
| Table: 5.3 | <i>Voltage variation for max continuous IIV side voltage & Minimum substation load for different tap positions</i> | 41 |
| Table: 5.4 | Typical frequency resonance output file | -46 |
| Table: 6.1 | No of switching operations under proposed scheme | 57 |
| Table: 6.2 | An extract from simulation results to compare capacity release | 58 |
| | | |



University of Moratuwa, Sri Lanka. Electronic Theses & Dissertations www.lib.mrt.ac.lk