

DEVELOPMENT PLATFORM FOR MOTOR CONTROLS

A dissertation submitted to the

Department of Electrical Engineering, University of Moratuwa
in partial fulfillment of the requirements for the
degree of Master of Science in Industrial Automation

by
PRA THAP ASINGHAGE RANINDU DILRUW AN
DAYANANDA

Supervised By: Dr. Sisil Kumarawadu

Department of Electrical Engineering
University of Moratuwa
Sri Lanka

2009

93950

Abstract

By P. R. D. Dayananda
Chairperson of the Supervisory Committee:
Dr. Narendra De Silva

Department of Electrical Engineering

Speed control of induction motor has become a famous topic in the industrial automation field during the past decade. Due to the rapid growth in power electronics, this field has been grown for a great extent. There are many algorithms currently available for speed control of induction motors, while every algorithm has its relative merits over other. In different situations, it's desirable to use different algorithms. In normal inverters available in the market, most of the time one algorithm is implemented, which is hard-coded in the circuit. This project is about design of a programmable induction motor drive which is capable of implementing different algorithms in one system. Currently it has been developed as a test bench for machines laboratory where different algorithms such as Six Step, Sinusoidal PWM and Constant VIf control are available in the same system with user selectable mode. The system is reprogrammable, so it's possible to include some new algorithms such as trapezoidal PWM in future as further development of this project.

Two types of microcontrollers are used in order to produce the control signals for the inverter. One is Object Oriented PIC (OOPic) and other is PIC16F767, in which there are 3 inbuilt hardware PWM modules with 10-bit resolution available. Six step algorithm is implemented using the OOPic & the sinusoidal PWM with *Vlf* control in implemented using PIC16F767. There is a new speed sensor designed using Hall IC which is very cheap & accurate in operation. This is designed as a low cost alternate method of speed sensing instead of 'Using high cost encoder or photo electric sensors. The sensor feedback signal processing & display of speed also implemented in OOPic.

A driver circuit was very much needed in between the controller and the inverter for several reasons. One is to provide optical isolation from logical ground and the power ground. Other one is to provide a sufficient dead time in upper & lower switch signals. Also a voltage which is capable of switching on an IGBT was needed from the driver circuit. An IGBT module-which consists of converter & inverter circuit is used as the main switching device to produce variable frequency, variable voltage sinusoidal output.

Many challenges were faced while carrying on the project, which gave us a valuable experience by having hands on experience with different ICs, power electronic devices & microcontroller programming. The major issues and challenges faced and the solutions are included in this report. Also a detailed discussion about various components & functionalities is included with the test results. This project report will be a very useful document to anybody interested in designing control systems and power electronic circuit design.

DECLARATION

The work submitted in this dissertation is the result of my own investigation, except where otherwise stated. It has not already been accepted for any degree, and is also not being concurrently submitted for any other degree.

UOM Verified Signature

P. R. D. Dayananda

I endorse the declaration by the candidate.

UOM Verified Signature eq [900]

Dr. Sisil Kumarawadu

CONTENTS

DECLARATION	11
ABSTRACT	
ACKNOWLEDGMENTS	VI
LIST OF FIGURES	
1. INTRODUCTION	1
1.1 Background and Motivation	1
1.2 Importance of the project	
1.3 Organization of the report	
1.4 Objectives	
1.5 Background Study	
1.5.1 V/F control Mechanism	
1.5.2 Six Step and Sinusoidal PWM Generation	
2. OVERVIEW OF THE PROJECT	
2.1 Project Life Cycle	
2.2 Project timeline	
2.3 Design Requirements	
2.4 Calculations	
2.4.1. Required Variac Calculation	
2.5 Frequency Selection	
2.6 Component Selection	
2.6.1. Selection of IGBT Module	9
2.6.3. Object Oriented PIC (OOPic). & Dissertations	10
2.6.4. 16F767 Microcontroller Lac. lk	11
2.6.5. IR21094 IC	
2.7 Heat Sink Design	
3. IMPLEMENTATION	
3.1 Main Control Circuit	
3.1.1 Six Step Inverter Design	
3.1.2 Implementation of Six Step Algorithm in the system	
3.1.3 PWM Techniques	
3.1.4 Sinusoidal PWM mcthod	18
3.1.5 Implementation of sinusoidal PWM in the system	20
3.1.6 Control Algorithm of sinusoidal PWM	
3.1.7 Acceleration and Deceleration	22
3.1.8 Program Flowchart	
3.2 Driver Circuit of IGBT Module	
3.2.1 Introduction	
3.2.2 Drive Circuit Design	24
3.2.3. Designing protection circuits	32
3.2.4. Consideration of Drive circuit implementation / points of caution	35
3.3 Power Supply Unit	
3.3.1. DC supply before the optical isolation	
3.3.2. DC supply after the optical isolation	37
3.4 Sensor Design	37
3.4.2 The Hall phenomenon	38
3.4.3 Sensor Mounting	40
4 SYSTEM DETAILS	42

4.1 Test panel or the User Interface	42
5. CONCLUSIONS	
ANNEXTURE	



ACKNOWLEDGMENTS

This project is an academic requirement of the M.Sc. We wanted to do a project that relates with Automation. My project is "*Development Platform for Motor Controls*" and the project supervisor is Dr. Sisil Kumarawadu. My sincere thanks go to my Project supervisor Dr. Sisil Kumarawadu for allowing us do this project and guiding us.

Many challenges were faced while designing the power electronic circuits and the controllers. Finding solutions to the many issues, which were encountered, really built a strong link between the power electronics and Electrical drives principles, which we learnt especially in throughout the course.

Next we thank Dr. J. P. Karunadasa, the head of the Electrical Engineering Department and other staff members of the Department for imparting us the knowledge required to do this project and their comments and suggestions during presentations were also very useful.

We have the pleasure of thanking all the non-academic staff members in the department laboratories and administration division who honestly supported me.

Again we take this an opportunity to thank everyone whose names were not mentioned, for all the support given in many ways to accomplish this project successfully.



LIST OF FIGURES

Figure 1.01: Torque Speed characteristics	4
Figure 1.02: V/f characteristics	4
Figure 2.01: Project Life cycle	6
Figure 2.02: Project Time line	7
Figure 2.03: Encapsulated IGBT Module (7MBR15NF120)	9
Figure 2.04: Internal diagram of 7MBR15NF120 IGBT Module	
Figure 2.05: OOPic Hardware Module	
Figure 2.06: Pin diagram of PIC16F767	
Figure 2.07: Pin diagram of IR21094	
Figure 2.08: Duty Cycles in one leg two IGBTs	
Figure 2.09: System Block diagram	
Figure 3.01: Six-step MATLAB output	
Figure 3.02: Inverter with six IGBT switches	
Figure 3.03: Six-step switching signal patterns	
Figure 3.04: Sinusoidal PWM method MATLAB output	
Figure 3.05: Sinusoidal PWM Technique	
Figure 3.06: Oscilloscope Image for Sinusoidal PWM	
Figure 3.07: Three phase implementation Synthesis	21
Figure 3.08: Duty cycle change with Timer1	22
Figure 3.09: Program Flowchart	
Figure 3.10: Drive Circuit Block Diagram	24
Figure 3.11: Flowchart of Drive Circuit Design	25
Figure 3.12: Schematic diagram Thanks	25
Figure 3.13: PC816 Optocoupler oscilloscope Images	
Figure 3.14: 6N135 Schematic Diagram	
Figure 3.15: 6N135 Circuit Diagram	
Figure 3.16(a): 6N135 Optocoupler oscilloscope Image (Pulse Stream)	28
Figure 3.16(b): 6N135 Optocoupler oscilloscope Image (Single Pulse)	28
Figure 3.17: IR2110 Connection diagram	29
Figure 3.18: IR21094 Connection diagram	30
Figure 3.19: Dead band time signals	30
Figure 3.20: Inverted Control Signal	31
Figure 3.21(a): Dead band time observation using Oscilloscope (Pulse Stream)	
Figure 3.21(b): Dead band time observation using Oscilloscope (Single Pulse)	
Figure 3.22: Short circuit withstand capability	
Figure 3.23: Over current detector insertion methods	33
Figure 3.24: Over current detector insertion positions and functions	33
Figure 3.25: Turn-off current and wave forms	
Figure 3.26: G-E over voltage circuit protection circuit	35
Figure 3.27: Gate signal oscillations counter measure	35
Figure 3.28: DC supply before isolation	3 <i>6</i>
Figure 3.29: DC supply defore isolation	
Figure 3.30: Hall Effect phenomena	
Figure 3.31: Sensor Internal circuit	ەد رە
Figure 3.32: Sensor pulse waveform	
Figure 3.33: Sensor mounting on the motor	40
Figure 3.34: 44780 chipset LCD pin diagram and OOPic connections	41
Figure 4.01: User Interface	42

1. Introduction

1.1 Background and Motivation

Smooth speed control of an Induction motor had been a major problem in the early industry, difficulty in controlling speed has led the industry to go for other options like DC motors. However, with development of microcontrollers and power electronic devices there is a tendency to go for power electronic Invertors recently. But available inverters are expensive, consist of more hardware and things are hard coded. Still, such available speed controllers do not provide the customer flexibility to select a desired control algorithm. This project, "Development Platform for Motor Controls" is developed as a test bench which can be used in the machines lab for Electrical Engineering students.

This project is developed as a system where different types of motor controlling algorithms are available and the system can be upgraded for some new algorithms in future. This introduces a method for flexible motor speed controlling in the industry and works as a low cost variable speed drive as well.

1.2 Importance of the project University of Moratuwa, Sri Lanka.

In this project, a new controller OOPic is used to produce the some control signals. By using different types of microcontrollers in the market, this project has been developed as a test bench where students will be able to get a practical experience how the smooth control of electrical drives can be achieved by combining Software, Electronic and Electrical engineering concepts. Further, they can visualize waveforms of control signals generated by the microcontroller using the oscilloscope, and how they vary when the speed changes, what are the inherited features of this control techniques both pros and cons, and how these control techniques physically affect the motor's performance. The test bench is visual layout to observe how different types of components are collaborated with each other to accomplish the overall task. And further, it can be used there to verify how the PWM signals are generated, the dead band time clarification by watching the control signals in the oscilloscope.

1.3 Organization of the report

- First chapter is a brief introduction to the project and it includes the background, motivation for the work, importance or the requirement of such development and the objectives of the project design.
- Second chapter presents project overview and it contains project life cycle, time line, requirement analysis, component ratings and a block diagram of the final design.
- Third chapter describes the project implementation and it is divided into the main areas of the project such as control circuit, driver circuit, sensor design & interface design. It covers the implementation method, the problems faced during implementation & the solutions taken.
- Fourth chapter contains the final system details. It contains the final system's panel image, Circuit fitting image & sensor mounting images. It also contains the cost analysis of the project.
- Fifth chapter is the conclusion, which discusses about the results, the conclusions taken from that & the things that could not have been implemented due to several reasons such as time constraint. Also the future improvement of the system discussed.

 University of Moratuwa, Sri Lanka.
- The programming codes, circuit diagrams drawn in Orcad are included in the annexure.

1.4 Objectives

The industrial automation is a new field which is improving very rapidly everyday. The advent of new advance power electronic technologies is helping to lower the energy consumption largely. When considering about energy savings in the automation industry, variable speed drives play a big role. As the production rate heightens, the number of processing machines increases and is subject to high consumption of energy. Hence with this high energy consumption and high electricity cost, it is required to take necessary measures to reduce the energy consumption, improve energy efficiencies. Induction motors are identified as a high potential target for energy consumption in the industry. In many cases the speeds supplied by the motor are not inline with the requirements. Due to this reason, the variable speed drive systems are now replacing the older gear systems. Water pumps, blowers, conveyor motors, electric lifts etc are just a few places where three phase variable speed drives are used today. Nevertheless, the issue is that the conversion cost for this is somewhat expensive, therefore not allowing small industries to go for that option regardless it is critical to survive in today's competitive environment.

So we identified this problem and designed a programmable induction motor drive as a test bench. The objective of this project is defined as follows:

• Generating different types of control signals in one system

Since this is designed as a test bench, the main objective was to implement different types of motor controlling algorithms in one system which can be upgraded for some new algorithms in future.

• Cost optimization

Currently available products in the market are having a price which is not affordable by everyone. So we decided to make the system with less cost, but with all functionalities expected as a variable speed drive.

• Provide protection mechanisms for the motor & controller

This is another feature expected in the industry to be implemented in the motor drives. Over voltage protection, line to line voltage protection, over current protection & optical isolation are the main mechanisms that were decided to implement in the system.

• Design of a speed sensor which is low in cost with required accuracy

Currently available speed sensing mechanisms like optical encoders are very much accurate and very much expensive as well. So we have decided to design a speed sensor with required accuracy. We decided to use a Hall IC for this purpose as this has high accuracy, lower cost & small in size.

1.5 Background Study University of Moratuwa, Sri Lanka. Electronic Theses & Dissertations

1.5.1 V/F control Mechanism | ib mrt ac lk

The V/F control is the salient control mechanism for the induction motor speed control. The *base speed* of the induction motor is directly proportional to the supply frequency and inversely proportional to the number of poles in the motor. Since the number of poles is fixed by design, the best way to vary the speed of the induction motor is by varying the supply frequency. The torque developed by the induction motor is directly proportional to the ratio of the applied voltage and the frequency of supply. By varying the voltage and the frequency, but keeping their ratio constant, the torque developed can be kept constant throughout the speed range. This is exactly what V/F control tries to achieve.

The typical torque-speed characteristic of the induction motor, supplied directly from the main supply is shown below.




Figure 1.01: Torque Speed characteristics

The main features in the V/F control mechanism.

- The starting current requirement is lower.
- The stable operating region of the motor is increased. Instead of simply running at its base rated speed, the motor can be run typically from 5% of the synchronous speed up to the base speed. The torque generated by the motor can be kept constant throughout this region.
- At base speed, the voltage and frequency reach the rated values. As shown in the *figure 1.02*, the motor can be run beyond the base speed by increasing the frequency only, without changing the applied voltage beyond the rated voltage. This results in the reduction of torque.




Figure 1.02: V/f characteristics

1.5.2 Six Step and Sinusoidal PWM Generation

The six switches (IGBTs) of the inverter are switched in six steps such that a resultant sinusoidal waveform is applied across the motor windings. For this purpose, the total period is divided into six equal periods, in each period two one sided switches & one other side switch will be ON.

The six step algorithm is easy to implement compared to sinusoidal one, but has some disadvantages. The main disadvantage of six step algorithm is that it can be used to change the output frequency only. Output amplitude can be controlled by only changing the DC-link voltage. But in six step, harmonics of order three and multiples of three are absent from the line to line and voltage. In order to control the output voltage, PWM technique can be used. The sinusoidal PWM generation is done by comparing a saw tooth waveform of high frequency with sinusoidal control signal with desired frequency. But here the magnitude and the frequency of the output signal can be changed by changing the magnitude and the frequency of the sinusoidal wave form.



2. Overview of the project

2.1 Project Life Cycle




Figure 2.01: Project Life cycle

2.2 Project timeline




Figure 2.02: Project Time line

2.3 Design Requirements

Parameters of the application for which the drive design is based on are as follows. $V_{rated} = 240 V$ Motor is in delta connection

Power = 370 W

Power factor = 0.76

Rated speed=1360 rpm

Rated frequency=50 Hz www.lib.mrt.ac.lk

2.4 Calculations

According to the parameters of the selected motor for which requires drive design, the required DC bus voltage, hence required transformer capacity, and voltage are calculated.

With 5% of allowable over voltage margin of rated voltage 240V, the maximum required rms voltage is set to 252V.

$$V_{\text{max} rms} = 240 \times 105\%$$
$$= 252 V$$

For Sinusoidal PWM Signals

Thereby maximum peak voltage required was derived.

$$V_{max,pk} = V_{max,rms} \times \frac{\sqrt{2}}{\sqrt{3}} = 252 \times \frac{\sqrt{2}}{\sqrt{3}} = 206.76V$$

Assuming a maximum of 0.9 amplitude modulation ratio, the maximum DC bus voltage was derived

$$V_{dc} = \frac{V_{max,pk} \times 2}{m_a} = \frac{205.76 \times 2}{0.9} = 457.24V (\approx 460V)$$

For the Six-step PWM Signals

Thereby, the maximum DC bus voltage was derived

$$V_{dc} = \frac{V_{mx,rms} \times \sqrt{3}}{\sqrt{2}} = \frac{252 \times \sqrt{3}}{\sqrt{2}} = 308.64V(310V)$$

2.4.1. Required Variac Calculation

A three phase rectifier included in this rectification which is encapsulated in IGBT Module. So, to get the required output dc voltage from the three phase rectifier a variac is used before the converter to reduce the supply voltage.

$$V_{LL, \ variac \ Output} = \frac{V_{dc, \ rectifier}}{1.35}$$

For sinusoidal PWM

$$V_{LL, \ variac \ Output} = \frac{460}{1.35} = 341V$$

Variac tapping position=
$$\frac{341}{400}$$
 = 85.25 %

For six-step PWM
$$V_{LL,variac} = \frac{310}{1.35} = 230V \text{ Theses & Dissertations}$$

$$V_{LL,variac} = \frac{310}{1.35} = 230V \text{ Theses & Dissertations}$$

Variac tapping position=
$$\frac{230}{400}$$
 = 57.5%

The rated current of the motor is calculated from the other name plate parameters of പe motor.

$$I_{\text{rated}} = \frac{370}{\sqrt{3} \times 240 \times 0.76} = 1.17A$$

Taking the starting current of about 6~9 times the rated current I starting, max = 7.03A

2.5 Frequency Selection

According to the name plate data, the maximum supply frequency that can be applied to the motor is 50Hz. To implement the v/f control, 5 to 50 Hz frequency range is being used.

In switching frequency selection, due to the relative ease in filtering harmonic voltages at high frequencies, it is desirable to use as high a switching frequencies as possible expect for one drawback. It is switching losses in the inverter switches increase proportionally with the switching frequency f_s . Therefore, in most applications, the switching frequency is selected to be either less than 6 kHz or greater than 20 kHz to above the audible range. If the optimum frequency turns out to be somewhere in the 6-20 kHz range, then the disadvantage of no audible range, then the disadvantages of increasing it to 20kHz are often outweighed by the advantage of no audible noise with of 20 kHz or greater. Therefore, in 50 Hz type applications, the fundamental frequency of the inverter output may be required to be as high as 200 Hz. In our case, 2 kHz switching frequency was used.

2.6 Component Selection

2.6.1. Selection of IGBT Module

When using IGBT modules, it is important to select models which have the voltage and current ratings most suited for the intended application. In the selection of IGBT module, all six IGBTs and the converter circuits are considered. That is an N series IGBT module where all are inbuilt. The new package design has the connection terminals molded together with the casing, thereby reducing not only the number of parts needed for assembly but also the internal wiring inductance.



Figure 2.03: Encapsulated IGBT Module (7MBR15NF120)

Voltage rating

An IGBT must have a voltage rating that is suitable for dealing with the input voltage of the unit in which it will be installed. The voltage rating of an IGBT module must be selected by considering the input voltage to the IGBT. This IGBT module has 1200V collector to emitter and $\pm 20V$ across gate to emitter.

Current rating

An increase in the IGBT module's collector current will cause a rise in the $V_{ce(sat)}$ and the static power dissipation loss. At the same time the switching loss will grow, and as a result the module's temperature will rise. Despite the heat generated by the static loss and switching loss, the elements switching temperature should be maintained below 150 degree Celsius. Our IGBT module is selected by keeping the collector current at or below the maximum rating for the reasons, since this also reduces operation costs. This IGBT module has 15A collector to emitter current.

2.6.2. Converter Selection

The converter also is inbuilt inside 7MBR15NF120. A three phase rectifier included in this rectification. The terminals are molded together with the casing.




Figure 2.04: Internal diagram of 7MBR15NF120 IGBT Module

2.6.3. Object Oriented PIC (OOPic)

A new microcontroller called Object Oriented PIC (OOPic) is used to produce the six step waveforms. This module can be programmed using object orientation concept that is; all the methods or parameters have to be accessed through objects. There are preprogrammed multitasking Objects in the library of highly optimized Objects to do all the work of interacting with the hardware. The program can be written in Basic, C, or Java syntax styles to control the Objects. During operation, the Objects run continuously and simultaneously in the background while the scripts run in the foreground telling the objects what to do.

Another unique feature of OOPic is the Virtual Circuits capability. These are software equivalence of an electronic circuit connecting together Objects in various ways. This allows the Objects to pass data to each other in the background, not taking much processing power from the microcontroller.




Figure 2.05: OOPic Hardware Module

- I²C Network compatible
- Compact size
- Separate I/O pins to drive LCD displays
- Can be easily programmed using Serial or Parallel port
- A Power Good LED to show the status of the EEPROM clock
- Multiple power outputs available for different types of sensors
- External EEPROM can be connected

2.6.4. 16F767 Microcontroller




Figure 2.06: Pin diagram of PIC16F767

Main Features:

- 3 inbuilt hardware PWM modules with 10-bit resolution
- 8K flash program memory
- 16 Interrupts
- 20MHz Operating frequency (Oscillator)
- 3 Timers Timer0, Timer1, Timer2 f Moratuwa, Sri Lanka.
- 11 Analog to digital conversion modules with 10-bit resolution
- 28 pin DIP configuration w.lib.mrt.ac.lk

Special Peripheral Features:

- Two 8-bit Timers with Prescaler
- 16-bit timer/counter with Prescaler
- Three Capture, Compare, PWM modules:
 - Capture is 16-bit, max. Resolution is 12.5 ns
 - Compare is 16-bit, max. Resolution is 200 ns
 - PWM max. Resolution is 10 bits
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Programmable Code Protection
- In-Circuit Serial Programming (ICSP) via two pins

2.6.5. IR21094 IC

The gate drive IC is a product of IR part named IR21094 which is a high speed and high voltage IGBT driver with single input control signals.

Features

- Floating channel designed for bootstrap operation
 Fully operational to +600V (V_{offset})
- Gate drive supply range from 10 to 20V (V_{out})
- Under voltage lockout for both channels
- 3.3V. 5V and 15V input logic compatible
- Shut down input turns off both channels

Internal 540ns dead-time, and programmable up to 5us with one external RDT resistor





Figure 2.07: Pin diagram of IR21094

2.7 Heat Sink Design

When the power devices such as IGBT are in operation it produces the temperature at the junction. Therefore the IGBT junction temperature must be within the acceptable limit. Therefore to design a better cooling system we need to calculate the power loss in the IGBT module. Therefore we need to remove the heat dissipated on the IGBT module as efficiently as possible. Otherwise the IGBT module heated up to a high temperature. Therefore to avoid such abnormal situation we need to assemble a heat sink with the proper value. Therefore the selection of the heat sink is very important. The power loss calculation is given below.



IGBT power dissipation loss (W) = Steady state loss+ Turn-on loss + Turn-off loss

=
$$[t1/t2*Vce(sat)*Ic]+[fc*(Eon+Eoff)]$$

$$FWD\ Power\ Dissipation\ loss\ (W) \\ = \frac{Steady\ Power}{Dissipation\ Loss\ (W)} + \frac{Reverse}{Recovery\ Loss} \\ = [(1-(t1/t2))*I_F*\ V_F] + [fc*\ Err]$$




Figure 2.08: Duty Cycles in one leg two IGBTs

As the maximum allowable junction temperature of an IGBT module is fixed, appropriate heat sink must be designed to keep it at or below this value. When designing appropriate cooling, first calculate the loss of a single IGBT module then based on that loss, select a heat sink that will keep the junction temperature within the required limits.

If the IGBT module is not sufficiently cooled, the junction temperature may exceed the junction temperature during operation and destroy the module.

According to the above two equation the values of the variables have found which is given below.

$$\frac{f_{c}}{f_{c}} = 0.9$$
, $f_{c} = 2kHz$, $V_{ce} = 3.3V$, $I_{c} = 10A$

$$V_f = 1.5V, \qquad I_f = 5A$$

$$E_{cr} = \frac{1.0mJ}{cycle}$$
 $E_{off} = \frac{1.8mJ}{cycle}$ $E_{rr} = \frac{0.75mJ}{cycle}$

 $L_{\rm con}$ = 1.0mJ / cycle $E_{\rm off}$ = 1.8mJ / cycle $E_{\rm rr}$ = 0.75mJ / cycle

The IGBT power dissipation loss = $0.9 \times 3.3 \times 10 + 2 \times 1000 \times (1.0 + 1.8) \times 0.001$

= 35.3W

FWD power dissipation loss = $0.1 \times 1.5 \times 5 + 2 \times 1000 \times 0.75 \times 0.001$

= 2.25

The total power loss = 35.3 + 2.25 = 37.55

The thermal resistance between the heat sink and the ambient air will be calculated as follows.

$$T_j = W (R_{th}(j-c) + R_{th}(c-f) + R_{th}(f-a)) + Ta....(A)$$

- Maximum junction temperature (125 °C)
- W Total power loss (88.4 W)

1

 $R_{th}(j-e)$ - Thermal resistance between junction and case (1.04 °C/W)

 $R_{th}(c-f)$ - Thermal resistance between case and the heat sink (0.05 °C/W)

 $R_{th}(f-a)$ - Thermal resistance between the heat sink and ambient air

Ta - Ambient temperature (25 °C)

According to the equation (A),

$$125 = 37.55 \left(1.04 + 0.05 + R_{th, heatsink}\right) + 25$$

Thereby, $R_{th, heatsink} = 1.57^{\circ} C/W$

2.8 System Block diagram




Figure 2.09: System Block diagram

3. Implementation

The complete system can be divided into six main sections as Main Control Circuit, Driver circuit, Converter & Inverter Circuit, Power supply circuit, Sensor Design and Interface Design. These things are explained in the following sections.

3.1 Main Control Circuit

The main control circuit is the important part of the system, which produces the control signals according to the algorithm. These control signals are used to switch ON/OFF the 6 IGBTs in the inverter. In this system, there are two types of algorithms implemented, one is Six Step and the other is sinusoidal PWM with V/f control. To implement these, two microcontrollers are used.

- *OOPic Microcontroller*:- This produces the Six Step control signals, get the sensor feedback and Display the speed on LCD
- *PIC 16F767 Microcontroller*:- This produces the sinusoidal PWM signals for the 3 phases using the inbuilt 3 hardware PWM modules

3.1.1 Six Step Inverter Design

MATLAB implementation of Six Step Inverter Design

MATLAB Program t = [0:6];a = [3,6,3,-3,-6,-3,5];b = [3,-3,-6,-3,3,6,3];e = a - b; subplot(3,1,1)stairs(t,a) title('Phase a') axis([0 7 -10 10]) **subplot(3,1,2)** stairs(t,b) title('Phase b') axis([0 7 -10 10]) subplot(3,1,3) stairs(t,c) title('Phase a - b') axis([0.7 -10.10]) hold on

University of Moratuwa, Sri Lanka. Electronic Theses & Dissertations www.lib.mrt.ac.lk

MATLAB Output




Figure 3.01: Six-step MATLAB output

Physical Design

This is a simple algorithm compared to sinusoidal PWM technique. As there are six steps in the phase voltage waveform, it is called Six Step Inverter.




Figure 3.02: Inverter with six IGBT switches

As shown in the figure 3.03 the six switches (IGBTs) of the inverter are switched in a way such that a resultant sinusoidal waveform is applied across the motor windings. For this purpose, the total period is divided into six equal periods, in each period two one sided switches & one other side switch will be ON. For example, if \$1 & \$3 are ON, \$5 will be in OFF state. The complete pattern is as follows:




Figure 3.03: Six-step switching signal patterns

3.1.2 Implementation of Six Step Algorithm in the system

Six step algorithm is implemented in OOPic microcontroller. OOPic is used as the main controller. When the six step mode is selected, OOPic will produce variable frequency six step signals based on the potentiometer position. When the stop key is pressed, DC braking technique is used to stop the motor. This is achieved by supplying constant DC voltage to two coils only. The magnetic field generated by the coil will oppose the revolution. As the position of the potentiometer changes, it is converted into digital using 8 bit A/D converter of the OOPic microcontroller. This digitized value is used to change the period, thereby the period of six steps. In parallel with this, OOPic will process the feedback signal coming from the hall sensor and display it in the LCD. When the sinusoidal mode is selected, OOPic will send a signal to the PIC to activate it and it continues to sense the speed and display the speed.

The main disadvantage of six step algorithm is that it can be used to change the output frequency only. Output amplitude can be controlled by only changing the DC-link voltage (V_{dc}). But in six step, harmonics of order three and multiples of three are absent from both the line to line and the line to neutral voltages and consequently absent from the currents. In order to control the output voltage, PWM technique can be used. Among those many different PWM switching schemes, sinusoidal PWM technique is the most common method.

3.1.3 PWM Techniques

While the 3Φ 6-step inverter offers simple control and low switching loss, lower order harmonics are relatively high leading to high distortion of the current wave unless significant filtering is performed. PWM inverter offers better harmonic control of the output than 6-step inverter.

The dc input to the inverter is chopped by switching devices in the inverter. The amplitude and harmonic content of the ac waveform is controlled by the duty cycle of the switches. Various PWM techniques include:

- ✓ Sinusoidal PWM (most common)
- ✓ Selected Harmonic Elimination (SHE) PWM

- ✓ Space-Vector PWM
- ✓ Instantaneous current control PWM
- ✓ Hysteresis band current control PWM
- ✓ Sigma-delta modulation

3.1.4 Sinusoidal PWM method

MATLAB implementation of Six Step Inverter Design

MATLAB Program

```
n=9; %n = (carrier / modulation) frequency
fc=540; %carrier frequency
m=0.5; %m = (fundamental peak amplitude / carrier peak amplitude)
\% tp = n/fc \% triangular wave pulse wave length
ii=[];
tt=[];
val=[];
t s=(n/fc)/n; % 1/9 of fundamental lamda
                             University of Moratuwa, Sri Lanka.
for i = 1:n,
  ii = [ii i];
  a = (2*pi*i/n);
  t = (1-m*sin(a))/(2*fe);
  t = t + t s*(i-1);
  tt = [tt t];
  val = [val 5];
  ex t = t s*i;
  tt = [tt ex t];
  val = [val -5];
end
subplot(2,1,1); stairs(tt,val), axis([0 0.02 -6 6])
x=0:0.1:65;
subplot(2,1,2); plot(sin(x)), axis([0.65-1.1])
```

MATLAB Output



Figure 3.04: Sinusoidal PWM method MATLAB output

Physical Design

The most common PWM approach is sinusoidal PWM. Here, three reference sinusoidal signals with 120° shifted each other are compared with a triangular signal of high frequency. The relative levels of the two waves are used to control the switching of devices in each phase leg of the inverter.

As shown in figure 3.05, when the sinusoidal signal is greater than the triangular signal then the upper switch of the corresponding inverter leg is switched ()N, and when the triangular is greater than the sinusoidal signal, the lower switch of the leg is triggered.




Figure 3.05: Sinusoidal PWM Technique

Here, the triangle waveform switching frequency (f_s) is called as the carrier frequency and the control signal frequency (f_c) is called as modulation frequency.

Frequency modulation ratio, $m_f = f_s / f_c$

Amplitude modulation ratio, $m_a = V_c / V_{tri}$

Important considerations:

- ✓ Normally $m_a < 1$
- ✓ Switching losses are high at high switching frequencies
- ✓ Switching frequency should be kept less than 6kHz or greater than 20kHz
- ✓ If m_f < 21, Asynchronous PWM should be avoided. That means, the value of m_f should be an odd integer.
- ✓ If $m_f > 21$, Asynchronous PWM can be implemented, but should be avoided at lower frequencies.
- ✓ Over-modulation $(m_a > 1)$ gives higher output voltage, but causes the output voltage to contain many more harmonics in the sidebands as compared with the linear range $(m_a < 1)$

3.1.5 Implementation of sinusoidal PWM in the system

PIC 16F767 was selected as the microcontroller for the purpose of implementing the sinusoidal PWM technique in the system. This microcontroller has 3 PWM modules which can issue PWM signals, where the duty cycle can be changed. Those 3 PWM signal are used to send the switching signals to IGBT inverter.

The control program was written by MikroC, in which all the power and flexibility provided by ANSI C, accompanied with the most advanced IDE on the market. The source code of the PWM controller is available in the Annexure.




Figure 3.06: Oscilloscope Image for Sinusoidal PWM

3.1.6 Control Algorithm of sinusoidal PWM

The control signals are produced using the three 10-bit PWM modules inbuilt in the 16F767 microcontroller. The duty cycle of each PWM module is varied individually to generate a 3-phase AC waveform. As shown in the figure 3.07, three offset variables are used to get a 120° phase shift. Sine waveform is produced by

accessing a sine table stored in an array. Sine table is made for angles 90° to 270°. These values are repeatedly accessed to get the sine values of other angles. For example, the value for 0° is same as the value of 180° and the value for 50° is same as the value of 130°.




Figure 3.07: Three phase implementation Synthesis

The microcontroller uses the speed change potentiometer's Analog to Digital converted results to calculate the PWM duty cycle and thus, the frequency and the amplitude of the supply to the motor. Voltage level is changed by changing the duty cycle value only. That means, when the duty cycle is high, the resultant dc voltage is high. When the duty cycle is set to half value, the output will be half of the supply. The upper eight bits of the PWM's duty cycle is set using the register CCPRxL, while the lower two bits are set in bits 4 and 5 of the CCPxCON register. The PWM frequency is set using the Timer2 Period register (PR2). Since all of the PWMs use Timer2 as their time base for setting the switching frequency and duty cycle, all will have the same switching frequency.

Timer1 is used to change the frequency of the PWM output. Timer1 is a 16-bit hardware module available in the PIC16F767. By changing the Timer1 reload value, the frequency is changed. The Timer1 reload value is based on the potentiometer's ADC result, the main clock frequency (F_{OSC}) and the number of sine table entries. There are 19 values stored for the half cycle. So altogether there are 36 samples for one cycle. As explained earlier, 120° phase shift is achieved through accessing three offset registers, where each of these registers will point to one of the values in the table. These offsets will be updated in a way to get a sinusoidal waveform, after each Timer1 overflow. The Timer1 overflow is set as an interrupt for the microcontroller. In addition to that, there will be an interrupt when the ADC is completed.

After every Timer1 overflow, the PWM duty cycles are updated based on the potentiometer setting & sine table value. Then the offset values are updated in order to get a sine waveform. The sine table value is multiplied with the frequency input to

find the PWM duty cycle and is loaded to the corresponding PWM duty cycle register. Subsequently, the offset registers are updated for next access.

After updating the duty cycle and the offset values, ADC results are processed. When the conversion is completed, there will be an interrupt created. When an A/D interrupt occurs, the new frequency setting of pot is checked with the older value. If those two are different, the new value is used to calculate the current frequency. Also the time step required for unit change is calculated according to the acceleration / deceleration time. Then the Timer1 reload value is calculated based on the pot setting.

Finally Run / Stop key & Forward / Reverse key are checked for change in position. If the stop key is pressed, DC braking technique is used. That is, only two coils will be ON with constant DC voltage. The magnetic field generated by the coil will try to brake the shaft in each revolution. If the motor direction key is pressed, first the motor will be stopped & then PWM1, PWM2 and PWM3 duty cycle values will be loaded to PWM2, PWM1 and PWM3 duty cycle registers respectively. This is somewhat similar to interchanging the AC input lines of the motor. The duty cycle will remain the same until the next Timer1 overflow occurs, as shown in *Figure 3.08*. The frequency of the new PWM duty cycle update determines the motor frequency and the value loaded in the duty cycle register determines the amplitude of the motor supply.




Figure 3.08: Duty cycle change with Timer1

PWM Duty Cycle = Frequency Setting of the pot x Sine table value Read

$$Timer 1 \ Reload \ Value \\ = FFFFh - 2 \times \left(\frac{\frac{F_{osc}}{4}}{sine \ Sample \ per \ Cycle} \times Timer 1 \ Prescaler \times Value \ of \ AN1} \right)$$

3.1.7 Acceleration and Deceleration

Acceleration and deceleration time can be changed in the program. Currently it is set to 3s. The current motor frequency and the required user frequency which is set through the potentiometer are compared. If these two are different, then the current frequency is changed step by step until it reaches the new frequency. The time to

change the current frequency by one step is calculated in software, depending upon the difference and the acceleration and deceleration parameters in the program.

3.1.8 Program Flowchart




Figure 3.09: Program Flowchart

3.2 Driver Circuit of IGBT Module

3.2.1 Introduction

It is important that drive circuit design is closely linked to the protection circuit design such as,

- Over current protection
- Over voltage protection
- Provide electrical isolation

The design of the drive circuit ultimately determines the performance of the IGBT. The characteristics of the IGBT change in accordance with the conditions of the drive circuit.

Drive circuits consist of a forward bias voltage section to turn the IGBT on and a reverse bias voltage section to accelerate and maintain turn-off.

3.2.2 Drive Circuit Design

The first step of the circuit design was to design the IGBT gate drive circuit with appropriate ratings which matches the selected frequency of operation and voltages. The purpose of the drive circuit is to provide

- Optically isolated control signals
- Inverting the control signals
- Producing dead band time in the control signals
- Increase the voltage of control signal to 10-15V





Figure 3.10: Drive Circuit Block Diagram

The PWM control signals generated by PIC are sent to Opto-Couplers which will optically isolate the Drive circuit and IGBTs from the PIC controller circuit to maintain a separate power ground in the IGBT side and logic ground in the controller side.

Using a single isolated signal, IR21094 IC produces two inverted signals with proper dead band timing. As the gate voltage of IGBT must be 10-15V higher than the drain voltage, this IC generates the control signal with this voltage using an external 15V DC supply.

As this is a three phase PWM control, three 6N135 Opto-Couplers and three IR21094 ICs are used to produce the three phase control signals. The operation of the drive circuit is shown in figure 3.10.



3.2.2.1 Optocoupler Isolation

In electronics, an opto-isolator is a device that uses a short optical transmission path to transfer a signal between elements of a circuit, typically a transmitter and a receiver, while keeping them electrically isolated. Since the signal goes from an electrical signal to an optical signal back to an electrical signal, electrical contact along the path is broken.

For inverter circuits and the like, it is necessary to electrically isolate the IGBT from the control circuit. Unlike an isolated transformer, the optocoupler

- Separate power ground and logic ground
- Provides significant protection from serious over voltage conditions
- Withstand fast switching signals
- Allows DC coupling
- Also, the optocoupler does not limit the output pulse width




Figure 3.12: Schematic diagram

Simply, when an electrical signal is applied to the input of the optocoupler, its LED lights, its light sensor then activates, and a corresponding electrical signal is generated at the output. The simplified diagram of an optocoupler is shown in figure 3.12 to illustrate the basic operation.

Optocoupler Selection

To get the optical isolation, first it was decided to use PC816 optocoupler which is a low cost locally available one with the following features:

- Current transfer ratio ($I_f = 5mA$, $V_{ce} = 5V$)
- Rise time (typical 4 μ s and maximum 18 μ s)
- Fall time (typical 3 μ s and maximum 18 μ s)

The following figure 3.13 shows the rise time and fall time observed using an oscilloscope.




Figure 3.13: PC816 Optocoupler oscilloscope Images

As the rise time was too small to compare with fall time, two separate diagrams were derived to observe the values. According to the oscilloscope images, the rise time is less than $1.5\mu s$ and fall time is less than $100 \mu s$.

The rise time and fall time were comparably large with the duration of 20 kHz switching signals and this can be used with only in higher frequency application (one pulse width $\leq 100 \,\mu s$ (switching frequency $\geq 10 \, kHz$). Less frequency values cannot be used.

Due to these bottlenecks, a decision was taken to select 6N135 series IC which has some robust features as given below even though it was not available in the local markets. Ultimately, 6N135 was imported.




Figure 3.14: 6N135 Schematic Diagram

Features

- Isolation voltage 2500Vrms (min.)
- High speed: tpHL, tpLH = $0.5\mu s$ (typ.) (RL = $1.9k\Omega$)
- Rise time (typical 1 μ s and maximum 1.5 μ s)
- Fall time (typical 0.2 μ s and maximum 1.5 μ s)




Figure 3.15: 6N135 Circuit Diagram

The figure 3.16 shows isolated signals of 6N135 observed using an oscilloscope.




Figure 3.16(a): 6N135 Optocoupler oscilloscope Image (Pulse Stream)




Figure 3.16(b): 6N135 Optocoupler oscilloscope Image (Single Pulse)

The rise time is less than 5µs and the fall time is 1µs. It is acceptable in comparing with switching signals. Furthermore, this way turn-on and turn-off characteristics determined by gate resistance can be set separately, so it is commonly used to ensure the best settings.

3.2.2.2 Control signal inversion and Dead band time generation

The power of the control signal produced by optocoupler is not sufficient to drive the gate of IGBTs. The power required to energies the gates varies with the Dc bus voltage significantly from about 50mA to about 500mA. So the drive ICs should be capable of delivering this current to the gates without affecting its performance.

IR2110

The gate drive IC is a product of IR part named IR2110 which is a high speed IGBT driver with independent high and low side input signals.

Features

- Floating channel designed for bootstrap operation Fully operational to $\pm 500 \text{V}$ (V_{offset}), Tolerant to negative transient voltage dV/dt immune
- Gate drive supply range from 10 to 20V (V_{out})
- Under voltage lockout for both channels
- 3.3V logic compatible (Separate logic supply range from 3.3V to 20V and Logic and power ground \pm 5V offset)
- Cycle by cycle edge-triggered shutdown logic
- ton/off (typ.) 120 & 94 ns

 HIN VS UNIVERSITY OF MORATUWA, Sri Lanka.

 LIN VS COM LONG THE CHAPTER AND THE COMPANY AND THE CHAPTER AND THE C

Figure 3.17: IR2110 Connection diagram

IR21094 IC

The gate drive IC is a product of IR part named IR21094 which is a high speed and high voltage IGBT driver with single input control signals.

Features

- Floating channel designed for bootstrap operation Fully operational to $\pm 600 \text{V (V}_{\text{offset}})$
- Gate drive supply range from 10 to 20V (V_{out})
- Under voltage lockout for both channels
- 3.3V, 5V and 15V input logic compatible
- Shut down input turns off both channels
- ton/off (tvp.) 750 & 200 ns
- Internal 540ns dead-time, and programmable up to 5us with one external RDT resistor




Figure 3.18: IR21094 Connection diagram

An isolated supply is connected between the pin COM and V_S . Typically the pins HO and LO are connected to the upper side device and lower IGBTs respectively, as shown in figure 3.18 (Complete three phase circuit is given in Annexure). The high side channel will switch the output (HO) between the positive of this supply and its ground in accordance with the input command. C_{Boot} is the bootstrap capacitor connected in RHS of IC which level shift the voltage at Vs by 10-15V.

Gate voltage must be 10-15V higher than the drain voltage. This is because, being a high side switch, such gate voltage would have to be higher than the DC Bus voltage, which is frequently the highest DC voltage available in the system. Therefore the high gate signal has to be always 10-15V higher than voltage at point "N" which may go up to the DC bus voltage. The so-called two IR ICs will be able to give this increased gate control signals.

IR2110 IC needs two control input signals (direct and inverted signals) and just only increases the gate voltage 10-15V range in the IC output signals. In addition to that, both ICs have protection shut down capabilities. But, IR21094 uses only one direct input signal and easily produce the two output signals with variable dead band time.

So in order to reduce the cumbersome of using extra circuit to invert the signals and to produce dead band time, IR21094 IC was selected even though it was not available in the local markets but it was imported.

Dead-band time

Because of finite turn-on time and turn-off time of switches, there should be a blanking time (t_d) after switching one switch off in a leg before switching on the other switch in the same leg. The blanking time will increase or decrease the output slightly depending on the direction of the load current.




Figure 3.19: Dead band time signals

Need of Dead Band Time

It is important to be careful with dead times that are too short, because in the event of a short circuit in the upper or lower arms, the heat generated by the short circuit current may destroy the module.

If the two signals were perfectly complementary, then there would be a momentary short circuit between the DC bus positive and negative terminals. This occurs when the two signals change their state from 0 to 1 and vice versa.




Figure 3.20: Inverted Control Signal

This causes the short circuiting of the DC Bus drawing a high amplitude current spike from the source. When this process is repeated at a very high frequency, it would cause the switches to heat unnecessarily leading to a probable damage to them.




Figure 3.21(a): Dead band time observation using Oscilloscope (Pulse Stream)




Figure 3.21(b): Dead band time observation using Oscilloscope (Single Pulse)

The dead band timing should be higher than 3 us to Fuji type IGBT modules. According to the above observation, the dead time set to is acceptable. It can be increased by changing the R_{DT} resistor in figure 3.18.

3.2.3. Designing protection circuits

Since IGBT modules may be destroyed by over current, over voltage, or some other abnormal conditions, it is necessary to design protection circuits. It is important when designing these circuits that a module's characteristics are fully taken into consideration, since an inappropriate circuit will allow the module to be destroyed. (For example, the over current cut-off time may be too long or the capacitance of the Snubber circuit's capacitor may be too small.)

3.2.3.1. Short circuit (over current) protection

In the event of a short circuit, first the IGBT's collector current will rise and then, once it has reached a certain level, the C-E voltage will shoot up. Depending on the device's characteristics, during a short circuit, the collector current can be kept at or below a certain level. However, the IGBT will still continue to be subjected to a heavy load of high voltage and high current, and therefore this burden must be removed as soon as possible. The amount of time allowed between the start of a short circuit until the current is cut off, is limited by the IGBT's short circuit withstand capability. Short-circuit withstand capability is 15micro second minimum

In general, the higher the supply voltage or temperature rises, the lower the short-circuit withstand capability.




Figure 3.22: Short circuit withstand capability

The most difficult challenge in producing an IGBT was making gate controlled over current protection possible.

Detection in the circuit

The figure 3.23 shows the insertion methods for over current detectors, and the below table lists the features of the various methods along with their detection possibilities. After determining what kind of protection is necessary, select the most appropriate form.

Figure 3.23: Over current detector insertion methods

Detection insertion position	Features	Detection function			
Insert on in line with smoothing capacitor	 AC current transformer available Low detection precision	 Arm short-circuit Short in output circuit	Series arm short-circuitGround fault		
Insert corat inverter input	Necessary to use DC current transformerLow detection precision	 Arm short-circuit Short in output circuit	Series arm short-circuitGround fault		
Insertion at inverter outp	 AC current transformer available for high frequency output equipment High detection precision 	Short in output circuit	Ground fault		
Insert in line with switch	Necessary to use DC current transformerHigh detection precision	 Arm short-circuit Short in output circuit	Series arm short-circuitGround fault		

Figure 3.24: Over current detector insertion positions and functions

As stated previously, in the event of short-circuit, the IGBT must be disabled as soon as possible. Therefore, the delay from over current detection to complete turn-off in each circuit must be made as short as possible.

Since, an IGBT turn off very quickly, if the over current is shut off using an ordinary drive signal, then the collector-emitter voltage will rise due to the inductive kick, and the IGBT may be destroyed by over voltage (RBSOA destruction). Therefore, it is recommended that when cutting off the over current that the IGBT must be turned off gently (soft turn-off).

Detection using Vce (sat)

This method can protect against all of the short-circuit types listed in the above table. Operations from over current detection to protection are done on the drive circuit side. This offers the fastest protection possible.

Fuji Electric's gate driver ICs have the same kind of protective circuit built in, thereby simplifying the drive circuit design.

3.2.3.2. Over voltage protection

Over voltage causes

Due to the high switching speed of IGBTs, at IGBT turn-off or during FWD reverse recovery, the current change rate is very high. Therefore, the inductance of the wiring surrounding the module can cause a turn-off surge voltage.




Figure 3.25: Turn-off current and wave forms

The turn-off surge voltage peak can be calculated as follows:

Vcesp = Ed + (L*dIc/dt)

dlc/dt-maximum collector current change rate at turn-off

If Vcesp exceeds the IGBT's C-E (Vces) rating, then the module will be destroyed.

Gate Over voltage protection

It is necessary that IGBT modules, like other MOS based elements, are sufficiently protected against static electricity. Also, since the G-E absolute maximum rated voltage is $\pm 20 V$, if there is a possibility that a voltage greater than this may be applied. Then as a protective measure it is necessary to connect a zenner diode between the gate and emitter as shown in below figure 3.26.




Figure 3.26: G-E over voltage circuit protection circuit

3.2.4. Consideration of Drive circuit implementation / points of caution

1. Optocoupler noise ruggedness

As IGBTs are high speed switching elements, it is necessary to select an optocoupler for drive circuit that has high noise ruggedness. Also, to prevent malfunctions, the wiring from different sides was not allowed to cross. Furthermore, in order to make full use of the IGBT's high speed switching capabilities, we recommend using an optocoupler with a short signal transmission delay.

2. Wire connection between drive circuit and IGBT

When connecting IGBT modules in parallel, due to the gate circuit's wiring inductance and the IGBT's input capacitance, as the gate voltage rises a parasitic oscillation may occur. Therefore, in order to prevent this oscillation, a gate resistor (47Ω) was connected in series to each of the modules gates. If the connection between the drive circuit and the IGBT is long, the IGBT may malfunction due to gate signal oscillation or induced noise.




Figure 3.27: Gate signal oscillations counter measure

3.3 Power Supply Unit

There are 3 main DC power supplies require in the power supply unit.

- DC supply before the optical isolation
- DC supply after the optical isolation

3.3.1. DC supply before the optical isolation




Figure 3.28: DC supply before isolation

3.3.2. DC supply after the optical isolation




Figure 3.29: DC supply after isolation

3.4 Sensor Design

Sensors are critical component in a motor control system. Normally there are sensors detect the speed, current, voltage, position, and direction of the rotating motor. Recent advancements in sensor technology have improved the accuracy and reliability of sensors, while reducing the cost. Many sensors are now available that integrate the sensor and signal-conditioning circuitry into a single package. These sensors are used in the control loop and to improve the reliability by detecting fault conditions that may damage the motor.

3.4.1 Speed sensor design using Hall Effect sensor

In this programmable induction motor project, speed is the main controlling parameter and it is important to measure the speed correctly and control it accordingly. For this purpose, we employed a hall sensor to generate pulses once each rotation and this pulse type signal is used to count the speed in the microcontroller and displays it in the LCD in rpm units. Hall Sensor was selected for this purpose as it gives required accuracy and performance with very low cost.

The operating principle of a hall sensor is that, it will induce a perpendicular voltage when a sufficiently strong magnetic field comes close to the sensor. This voltage is some times proportional with the field strength but a switch type IC was selected to get the pulses. Hall element is used to sense the change in flux in the gap between a magnet and a notch in a rotating shaft or a passing ferrous gear tooth. The main advantage of Hall Effect tachometers is that they are a non-contact sensor that is not limited by mechanical wear. Hall Effect switches consist of sensor and sensor conditioning circuit in a small IC packages. The circuitry inside the sensor typically consists of a comparator or Schmitt trigger to provide a digital output signal that can be directly connected to the microcontroller.

Sensor output voltage can be varied as needed because it depends on the supply voltage. One drawback in hall sensors is that its accuracy changes greatly with the variation of the temperature; anyhow it is not a significant factor in our project.

3.4.2 The Hall phenomenon





Figure 3.30: Hall Effect phenomena

Hall voltage = σ^*B , where σ is the sensitivity in volts / Gauss and B is applied field in Gauss.



The hall switch is a normally off device and when a magnetic field comes close to the semi conductor plate electrons and the positive halls are separated into two sides inducing a net cross voltage across the semiconductor material. Direction of this voltage is determined on which pole (south or north) is brought close to the hall element. In our particular sensor, manufacturer has specified to use the south pole of the magnet.

Since this small voltage is not sufficient to drive a considerable current, it is amplified by a differential amplifier. This voltage gives a triggering for a switch like a BJT or an IGBT device, hence with suitable external circuit configurations this phenomenon can be used to obtain a signal for a microcontroller or any other controlling application. There are two types of functions; linear sensors and digital sensors. In digital sensors, a Schmitt trigger has been employed to obtain a pulse type signal where as in digital appliances needed.

Following are oscilloscope images showing the digital hall sensor output pulses at two speeds, each one pulse represents one rotation. First diagram shows the waveform when motor runs at 170 rpm and second image represents about a 60 rpm speed.




Figure 3.32: Sensor pulse waveform

- One problem faced is that when a magnet field is not present sensor shows a high voltage state, and when a magnet field is present close to the sensor it shows the low voltage state simply because this is the transistor Emitter to Collector voltage.
- A considerable voltage difference develops across the external resistor, but that cannot be sensed in the microcontroller at once because voltages at both ends are floating; therefore either side cannot be connected to the ground pin.
- So the solution found by using an external NOT gate to invert the V_{CE} . This signal was directly fed to the microcontroller. The result is displayed in the LCD and the value is updated continuously with the operation.

3.4.3 Sensor Mounting

Hall sensor with connections to the OOPic microcontroller is permanently mounted on the stator and in an additional rotor the magnet is fixed as shown in the *Figure 3.33*




Figure 3.33: Sensor mounting on the motor

Many sensing applications will need high quality magnets to optimize air gaps and provide stable fields over wide temperature ranges. A magnet must have sufficient flux density to generate the desired linear sensor output, at the working air gap required by the application. Other considerations are the temperature coefficient of the magnet and its coercive force. Coercive force is basically the measure of a magnet's ability to retain its magnetic force when subjected to a strong demagnetizing field. The larger a magnet's coercive force, the less susceptible it is to being demagnetized.

Considering ease of application and testing done with the sensor we decided to use a cylindrical shaped Iron-Chromium magnet.

3.4.4 Speed Display

When the magnet comes close to the sensor a pulse signal is given to the OOPic. Then it calculates the speed in rpm's based on the time in-between two consecutive pulses. The frequency is the inversion of the time period.

An LCD was selected to display the speed of the motor. The speed is continuously displayed in the LCD unit, as explained earlier. A 16x1 LCD with 74780 chipset compatible was selected for this purpose. An object called oLCD in ooPIC is used to configure and communicate with the LCD after connecting with suitable input and output terminals in the OOPic hardware as shown in *Figure 3.34*.

Γ.	Sis mbol	Level	Function	
1	1755	and the	GVD (AV)	
-	Waa .		Supply Voltage for Logic(-5V)	- LCD WITH 44780
12	Vip		LCD Driving Votage	CHIP SET
	7/8	⊣∵_	H : Data L : Instituction Code	Orin OL1
ā	R/W:	-H/_	H : Read L Write	11
I;	=	HHAL	Enable Signal	
	DB0	H/_		Ground +5 Volts
÷	T) Fi.	H/L		10000
Ç.	002	H/_	•	OOPic
6	083	H	t The Brooking	
	DB4	⊣ ,_	Data Bus Line	26
	DB5	$\exists i_{-}$		27 28 100 100
1.5	DES	H/_	-	29 1/O Taines
	DB7	H/_		311
1	LEDA			U I
14	LEDK		LED Power Supply	

Figure 3.34: 44780 chipset LCD pin diagram and OOPic connections



4 System Details

4.1 Test panel or the User Interface

User interface is designed as a panel where students can easily carry out practical. Panel includes items such as potentiometer, selection switch, Start / Stop switch and Forward / Reverse switch. Panel was designed to assure maximum safety for the users.




Figure 4.01: User Interface Oratuwa, Sri Lanka.

Features of the system interface panel ronic Theses & Dissertations

- Power on / off button
- Red button to brake the motor instantly
- Selection buttons to select waveform type (six step, Sinusoidal) and rotation (clockwise and anticlockwise)
- Potentiometer to adjust the speed
- LCD panel to display the speed
- Six Test points to observe the driver circuit output waveforms
- Panel is open able to see the inside hardware connections and to communicate with the microcontrollers

4.2 Cost estimation

Module		Deine	Number	01
	Component	Price		Cost
Controllers	ooPIC module	10038	1	10039
·	PIC16F767 IC	1500	1	1500
	Pic PCB	850	1	850
	Pic programmer	800	1	800
Inverter	Capacitors (450V, 390µF)	350	2	700
	Base circuit	150	1	150
Gate Driver Circuit	IR 21094	950	3	2850
	500mA, 18V Transformer	275	1	275
	50V Rectifier	50	1	50
	Optocoupler	250	3	750
	Regulators	50	3	150
	Printed Circuit Board	850	1	850
Sensor	Hall sensor	300	2	600
Liquid Crystal Display	16×1 LCD	750	2	1500
	Connecting Tape wires	150	1	150
Power supply	500mA, 18V Transformer	275	1	275
	LM78xx Regulators	50	3	150
	Dot board	90	1	90
	I Capacitors of Ma	ratuwa	Sri Laı	20
18	50V Rectifier	50	1	50
1	Power Pack	550	sertatio.	550
Housing	Wood (Mahogani) 1.20.	200		200
	Test points	2	8	16
	AC terminals and Banana clips	20	8	160
	Stickers			150
	Plastic board			285
Miscellaneous	Circuit wires			160
	Lead wires			80
	Soldering Iron	150	1	150
	Bread board	250	1	250
	Dot board	120	3	360
Total Project Cost				24160

5. Conclusions

This project mainly focused on developing a programmable induction motor drive as a test bench where different types of algorithms can be used to control the speed of an induction motor. Basically the system can be divided into subsystem as control unit, IGBT driver circuit unit and Converter & Inverter unit. The important task was to combine these subsystems into one system where these subsystems are completely different types. That means, the control circuit is dealing with DC 5V system and the Converter & Inverter system is dealing with AC 500V. In between these two, there is driver circuit which will isolate the microcontroller circuit from the high voltage side. Also the driver circuit will add a dead band between high & low side signals.

By involving in this project, I was able to find some practical issues which are not seen in theory. For optical isolation, we can use many types of optocouplers, but we found there is an issue of selecting one with proper rise and fall time. By using different models, it has been found that the 6N135 type optocoupler are very much suitable for this purpose, where it has very small rise time & fall time.

Another issue was found regarding the selection of proper driver IC. Earlier, IR2110 was used where an external circuit was needed to produce the dead band and to invert the signals. But it was found IR21094 IC has these features inbuilt with sharp rising & falling edges.

It was decided in the start to use OOpic microcontroller for producing all control signals. But when we deal with that, it was found it is not suitable for applications with very high time precision requirements. Also only 2 PWM modules were inbuilt there, where we needed 3 to produce three phase sinusoidal waveform. Only six step algorithm, speed detection and user interfacing was implemented using this as a result. So the ooPIC is not a suitable choice for the application of controlling 3 phase induction motor.

Many challenges were faced while carrying on the project. The major issues and challenges I faced and how I overcome those are included in this report. In addition, all the problems I faced were good lessons for me and the hands on experience with various components helped a lot in improving my practical knowledge in these areas.

Annexture

A. Code in ooPIC for speed sensing & displaying

```
Dim A As New oCycleTimeL
Dim B As New oDIO8
Dim C As New oDIO1
Dim freq As New oWord
Dim speed As New oWord
Dim disFreq As oLCD
Sub Main()
 A.IOLine = 1
 A.Operate = cvTrue
 B.IOGroup = 1
 B.Direction = cvOutput
 C.IOLine = 23
 C.Direction = cvOutput
 Call DisplayFrequency ()
End Sub
Sub DisplayFrequency ()
        disFreq.Init
        disFreq.Clear
        disFreq As oLCD(3,1,27,26,cvOn)
 Do
  B.State = A.Duration
  C.State = A.Duration.NonZero
  freq=(283/(256-Duration))*1000
  speed= 60*freq/1000
        disFreq.Locate(1,1)
        disFreq.VString = "Output Frequency:" 1b. mrt. ac.lk
        disFreq.VString = Str$(freq) + "Hz"
 Loop
End Sub
```


B. MikroC Code for Sinusoidal PWM generation

```
Charlade <built in.h>
    righed that sine table[19] = \{0x00, 0x01, 0x07, 0x11, 0x1D, 0x2D,
0 \times 3 = 7 \times 
0xFD, 0xFF);
  ordinaned char
 TEMP_LOC, TEMP_LOC_1, TEMP_LOC_2, FREQ_REF_H, FREQ_REF_L,
Suty, table offset1, table offset2, table offset3, OFFSET1 FLAG,
OFFSET2 FLAG, OFFSET3 FLAG;
         d med char
MOTOR RUNNING = 0, MOTOR DIRECTION = 0, TIMER1 OV FLAG = 0,
CHANGE FREQ = 0;
   \frac{1}{100}
      must ensigned long int INSTRUCTION CYCLE = 5000000;
         rimmed long int FREQ SCALE = (INSTRUCTION CYCLE/
 36)/(TIMER1 PRESCALE/4);
   essioned int SET FREQ, NEW FREQ, FREQ TEMP, TIMER1 VALUE;
   AD CONV COMPLETE();
          id init();
    SET ADC GO();
          UPDATE PWM DUTYCYCLES();
     UPDATE TABLE OFFSET();
       INIT MOTOR PARAMETERS();
          TIMER1 OVERFLOW ();
     CALCULATE FREQUENCY() iniversity of Moratuwa, Sri Lanka.
      and CONVERT FREQUENCY();
           BYPASS();
        ___ main(){
              INIT();
            INIT MOTOR PARAMETERS();
                while (1) {
                      if (TIMER1 OV FLAG != 1) BYPASS();
                       eise {
                             TIMER1 OV FLAG = 0;
                             UPDATE PWM DUTYCYCLES();
                             UPDATE_TABLE_OFFSET();
                              BYPASS();
                       }
                }
          }
          init() {
                 INTCON = 0x00;
                 T1CON = 0x31;
                 PCON = 0x03;
                                         = 0 \times 00;
                 PIR1
                 PTE1 = 0x00;
                 ADCON1 = 0 \times 8C;
                 TRISA = 0 \times 07;
                 PIE1.TMR1IE = 1;
                 PIE1.ADIE = 1;
                 INTCON.RBIE = 1;
```

```
INTCON.PEIE = 1;
   INTCON.GIE = 1;
 BYPASS() {
    SET ADC GO();
     KEY CHECK();
: interrupt() {
   if (PIR1.ADIF != 0) AD CONV COMPLETE();
   if (PIR1.TMR1IF != 0) TIMER1 OVERFLOW();
  : AD CONV COMPLETE() {
    PIR1.ADIF = 0;
    NEW FREQ = Adc Read(0);
 TIMER1 OVERFLOW () {
  TMR1H = FREQ REF H;
   TMR1L = FREQ_REF_L;
   TIMER1 OV FLAG = 1;
  PIR1.TMR1IF = 0;
INIT MOTOR PARAMETERS () {
     TABLE_OFFSET1 = 0x09; Iniversity of Moratuwa, Sri Lanka.
     TABLE_OFFSET3 = 0x0F; ectronic Theses & Dissertations
     OFFSET1_FLAG = 1;
OFFSET2_FLAG = 0;
     OFFSET3 FLAG = 0;
  FREQ REF H = 0xF9;
     TMR1H = FREQ REF H;
     FREQ REF L = 0x37;
     TMR1L = \overline{FREQ} REF L;
     TMR0 = 0xB1;
     TIMER1 OV FLAG = 1;
     PWM1_Init(20000);
      1 2021
     PWM2 Init(20000);
     PWM3 Init(20000);
     Pwml_Start();
     Pwm2 Start();
     Pwm3 Start();
   SET ADC GO() {
   if (MOTOR RUNNING != 1) return;
   rise {
        if (ADCONO.GO = 1) recurn;
        CONVERT FREQUENCY();
```

```
CONVERT FREQUENCY() {
 : (NEW FREQ != SET FREQ) {
    CHANGE FREQ = 1;
    SET FREQ = NEW FREQ;
    CALCULATE FREQUENCY ();
: CALCULATE FREQUENCY () {
 FREQ TEMP = FREQ SCALE /SET FREQ;
 TIMER1 VALUE = 0xFFFF - FREQ TEMP;
 FREQ REF L = Lo(TIMER1_VALUE);
 FREQ REF H = Hi(TIMER1 VALUE);
4 UPDATE PWM DUTYCYCLES() {
   TEMP LOC = SET FREQ * sine_table[table_offset1];
   TEMP LOC 1 = SET FREQ * sine table[table offset2];
   TEMP LOC 2 = SET FREQ * sine table[table_offset3];
   PWM1 Change Duty(TEMP LOC);
   PWM2 Change Duty (TEMP LOC 1);
   PWM3_Change Duty(TEMP_LOC 2); ty of Moratuwa, Sri Lanka.
UPDATE TABLE OFFSET(){
  if (OFFSET1_FLAG == 1) {
   if((TABLE_OFFSET1 - 18) < 0 ) TABLE_OFFSET1 ++;</pre>
     else OFFSET1 FLAG = 0;
  }
  aise (
     TABLE OFFSET1--;
     if (TABLE OFFSET1 == 0) OFFSET1 FLAG = 1;
  (OFFSET2 FLAG == 1) {
     if((TABLE OFFSET2 - 18) < 0 ) TABLE OFFSET2 ++;
     clse OFFSET2 FLAG = 0;
  else {
     TABLE OFFSET2--;
     if (TABLE OFFSET2 == 0) OFFSET2 FLAG = 1;
   if (OFFSET3 FLAG == 1) {
      if ((TABLE OFFSET3 - 18) < 0 ) TABLE OFFSET3 ++;
      else OFFSET3 FLAG = 0;
  wlse {
      TABLE OFFSET3--;
      (TABLE OFFSET3 == 0) OFFSET3 FLAG = 1;
```

C. Complete three phase Driver Circuit Diagram



Reference:

[1]. INDUCTION MOTOR CONTROL

Irving G. Hansen National Aeronautics and Space Administration Lewis Research Center Cleveland, Ohio 44135

[2]. A PRACTICAL TUTORIAL ON AN IGBT DRIVE

Magnus G. J. Lind and Willian G. Dunford Electrical & Computer Engineering Department, 2356 Main Mall University of British Columbia Vancouver, BC V6T 1Z4, Canada

Email: lahomaw@aol.com and wgd@ece.ubc.ca

[3].PRACTICAL DESIGN CONSIDERATIONS OF A LOW COST VARIABLE SPEED DRIVE

Amarasinghe N. D., Peiris R. L., De Silva E. L., Kumara G. K. A., Kumarawadu S., Karunadasa J. P

Dept. of Electrical Engineering, University of Moratuwa, Moratuwa, Sri Lanka

Email: nisalO2gelect.mrt.ac.1k, Email: roshan82ggmail.com, erangaldsgyahoo.com, athulaO2gelect.mrt.ac.1k

[4].IGBT GATE DRIVE CIRCUIT WITH IN-BUILT PROTECTION AND IMMUNITY TO TRANSIENT FAULT

B. Majumdar, P. Mukherjee, F. A. Talkdar and S. K. Biswas, Sr. Member, Department of Electrical Engineering, Jadavpur University, Calcutta 700 032, INDIA

[5].AC DRIVES By Krishan

[6].NEW THIRD GENERATION FUJI IGBT MODULE- N SERIES Application Manual

[7].HALL SENSOR APPLICATION INFORMATION Application Note 27701B

[8].HALL APPLICATIONS GUIDE, MELEXIS Microelectronics, Concord, N.H., 1997

[9]. IGBT GATE DRIVE CIRCUIT WITH IN-BUILT PROTECTION AND IMMUNITY TO TRANSIENT FAULT

B. Majumdar, P. Mukherjee, F. A. Talkdar and S. K. Biswas, Sr. Member, Department of Electrical Engineering, Jadavpur University, Calcutta 700 032, INDIA

[10]. ASSESSMENT OF DIRECT TORQUE CONTROL FOR INDUCTION MOTOR DRIVES

D. CASADEI, G. SERRA, A. TANI, and L. ZARRI

Department of Industrial Electrical,

University of Bologna, 2 Viale Risogimento, 40136 Bologna, Italia

- [11]. http://www.oopic.com (Web Site)
- [12]. STABILIZATION OF AN INDUCTION MOTOR DRIVE PART I: MODELING AND ANALYSIS
 Henrik Mosskull, Johann Galic and Bo Wahlberg
 Bombardier Transportation, SE-721 73 Västerås, Sweden
 - S3- Automatic Control, KTH, SE-100 44 Stockholm, Sweden
- [13]. AC INDUCTION MOTOR CONTROL USING CONSTANT V/F PRINCIPLE AND A NATURAL PWM ALGORITHM Atmel Application Note 7545A-AVR-12/05
- [14]. CONTROL OF ELECTRICAL DRIVES, 2nd Ed W. Leonhard, Springer 1996
- [15]. APPLIED NONLINEAR CONTROL OF AN INDUCTION MOTOR USING DIGITAL SIGNAL PROCESSING Thomas von Raumer, Jean Michel Dion, Luc Dugard and Jean Luc Thomas, Member, ZEEE IEEE Trans, Control Systems Technology, Vol. 2, No. 4, pp. 327-235, Dec. 1994
- [16]. USING THE MC3PHAC MOTOR CONTROLLER
 D. Wilson
 Freescale Semiconductor, AN2988, Rev. 1.2, 11/2005
- [17]. DIGITAL SIGNAL PROCESSING SOLUTION FOR AC INDUCTION MOTOR
 Application Note BPRA043
- [18]. A SENSORLESS SPEED CONTROL USING STATOR RIPPLE CURRENTS FOR AN INDUCTION MOTOR DRIVE WITH SPACE PHASOR PWM K.K. Mohapatra, K. Gopakumar, M.R. Baiju, Balarama V. Murty
- [19]. DIRECT TORQUE CONTROL METHODS FOR PWM INVERTER-FED INDUCTION MOTOR DRIVES –A SURVEY Marian P. Kazmierkowski Institute of Control and Industrial Electronics Warsaw University of Technology
- [20]. PREDICTIVE CONTROL OF INVERTER SUPPLIED ELECTRICAL DRIVES
 Ralph Kennel, Senior Member IEEE, Arne Linder

Electrical Machines and Drives Wuppertal University D – 42097 Wuppertal, Germany

[21]. A NEW SPEED-CONTROL METHOD FOR INDUCTION MOTORS Peter Mutschler

Darmstadt University of Technology
Department of Power Electronics and Drives
Landgraf-Georg-Str. 4
D-64283 Darmstadt

[22]. FUNDAMENTALS OF DSP-BASED CONTROL FOR AC MACHINES By Finbarr Moynihan, Embedded Control Systems Group Volume 34, Number 06, October, 2000

http://www.analog.com/library/analogDialogue/archives/34-06/dsp/DSP.pdf



Unit in mm

TOSHIBA PHOTOCOUPLER GaAlas IRED & PHOTO IC

6N135, 6N136

DIGITAL LOGIC ISOLATION.

LINE RECEIVER.

POWER SUPPLY CONTROL

SWITCHING POWER SUPPLY

TRANSISTOR INVERTER

The TOSHIBA 6N135 and 6N136 consists of a high emitting diode and a one chip photo diode-transistor.

Each unit is 8-lead DIP package.

• Isolation Voltage: 2500V_{rms} (Min.)

• High Speed : t_{pHL} , $t_{pLH} = 0.5 \mu s$ (Typ.) ($R_L = 1.9 k\Omega$)

• TTL Compatible


• If Base Pin is Open, Output Signal will be Noisy by Environmental Condition. For This Base, TLP550 is Suitable

• L Recognized: UL1577, File No. E67349

Weight: 0.54g

TOSHIBA

PIN CONFIGURATIONS



11-10C4

1 : N.C.

2: ANODE

3: CATHODE


4 : N.C.

5: EMITTER

6: COLLECTOR

7: BASE, ANODE

8: CATHODE



961001EBC2

Diagram is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can be function or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing Diagram is formed in the products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss to uman life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified designs as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the Diagram is set forth in the most recent products specifications.

MAXIMUM RATINGS (Ta = 25°C)

CHARACTERISTIC		SYMBOL	RATING	UNIT
Forward Current	(Note 1)	I_{F}	25	mA
Pulse Forward Current	(Note 2)	I_{FP}	50	mA
😑 Total Pulse Forward Current	(Note 3)	I_{FPT}	1	A
Reverse Voltage		$V_{\mathbf{R}}$	5	V
Diode Power Dissipation	(Note 4)	P_{D}	45	mW
Output Current		I_{O}	8	mA
O Peak Output Current		I _{OP}	16	mA
⊢ Emitter-Base Reverse Voltage	(Pin 5-7)	v_{EB}	5	V
Supply Voltage		VCC	-0.5~15	V
= Output Voltage		VO	-0.5~15	V
Base Current (Pin 7)		$I_{ m B}$	5	mA
Output Power Dissipation	(Note 5)	P_{o}	100	mW
Operating Temperature Range		${ m T_{opr}}$	-55~100	°C
Storage Temperature Range		$T_{ m stg}$	-55~125	°C
Lead Solder Temperature (10s)	(Note 6)	T_{sol}	260	°C
Isolation Voltage	(Note 7)	BVS	2500	V _{rms}
);	7000	Iniversit	y of Mor	

Note 1) Derate 0.8mA above 70°C.

50% duty cycle, 1ms pulse width. Ctronic Theses & Dissertations Note 2) Derate 1.6mA/°C above 70°C.

Note 3) Pulse width 1µs, 300pps.

Note 4) Derate 0.9mW/°C above 70°C.

Note 5) Derate 2mW/°C above 70°C.

Note 6) Soldering portion of lead: up to 2mm from the body of the device.


Note 7) R.H. $\leq 60\%$, AC/1min.

Figure arsenide (GaAs) is a substance used in the products described in this document. GaAs dust and fumes are toxic. Do not break, cut or verize the product, or use chemicals to dissolve them. When disposing of the products, follow the appropriate regulations. Do not dispose of the courts with other industrial waste or with domestic garbage.

- products described in this document are subject to foreign exchange and foreign trade control laws.


- information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.


TEST CIRCUIT 1.



(*) $C_{\rm L}$ is approximately 15pF which includes probe and stray wiring capacitance.

TEST CIRCUIT 2.







富士電機

富士IGBTモジュール『Nシリーズ』7MBR15NF120

低損失・高速スイッチング形『Nシリーズ』

1200V/15A/PIM

■特長:Features

●高速スイッチング High Speed Switching

●電圧駆動 Voltage Drive

●低インダクタンスモジュール構造 Low Inductance Module Structure


●コンバータダイオードブリッジ・ダイナミックプレーキ回路内蔵 Converter Diode Bridge Dynamic Brake Circuit



●モータ駆動用インバータ Inverter for Motor Drive

●AC, DCサーボアンプ AC and DC Servo Drive Amplifier

●無停電電源 Uninterruptible Power Supply



■定格と特性:Maximum Ratings and Characteristics Moratuwa, Sri Lanka.

●絶対最大定格:Absolute Maximum Ratings (Tc=25°C)

Items		Symbols	Condition	Ratings	Units
コレクタ・エミ・	タ間電圧 ア	Voes 15 mm	ac lk	1200	V
ゲート・エミック	け間電圧	V _{GES}		±20	V
	DC	lc		15	
NACESTER サート・エミック コレクタ電流	1ms	lc pulse		30	Α
<u>z</u>	DC	-lc		15	
最大損失	One	Pc		120	W
コレクタ・エミ、	ッタ間電圧	V _{CES}		1200	٧
ゲート・エミック	夕間電圧	VGES		±20	٧
- L A A (FR)	DC	lc		10	Α
BKAKE B コレクタ電流 最大損失	1ms	Ic Pulse		.25	Α
ax 最大損失	¹ One	Pc		88	W
ピーク繰返し逆	10年	VRRM		1200	٧
平均順電流	<u> </u>	I _F (AV)		1	Α
サージ電流		FSM	10ms	50	Α
ピーク繰返し逆	電圧	V _{RRM}		1600	V
ピーク非繰返し	党電圧	V _{RSM}		1700	V
章 平均出力電流		lo	50/60HZ 正弦波	25	А
平均出力電流 定格サージ電流	(非繰返し)	IFSM	T₁=150°C 10ms	320	А
定格 ²t(非繰返	L)		T₁=150°C 10ms	512	A²s
合部温度		T ₃		+150	°C
存温度		Tstg		-40°~ +125	°C
緣耐圧		V ₁₈₀	AC: 1min.	AC2500	V
付けトルク		Mounting * 1		1.7	N·m

^{*!}推奨值: Recommendable value: 1.3~1.7 N·m


●電気的特性: Electrical Characteristics (T」=25°C)

items		Symbols	pols Conditions	Characteristics			Units
116 115			Conditions	min.	typ.	max.	Onits
	コレクタ・エミッタ間遮断電流	1 _{CES}	$T_{J}=25^{\circ}C$, $V_{CE}=1200V$, $V_{GE}=0V$			1.0	mA
	ゲート・エミッタ間漏れ電流	Iges	$V_{CE}=0V$, $V_{GE}=\pm 20V$			20	μА
Ë	ゲート・エミッタ間しきい値電圧	V _{GE} (th)	$V_{CE}=20V$, $I_{C}=15mA$	4.5		7.5	V
夕部(IGBT) ERTER	コレクタ・エミッタ間飽和電圧	VCE (sat)	$V_{GE} = 15V$, $i_C = 15A$			3.3	V
38(コレクタ・エミッタ間電圧	-VcE	$-I_c=15A$			3.0	V
£ 23	入力容量	Cies	$V_{GE}=0V$, $V_{CE}=10V$, $f=1MHz$		2400		PF
パータ部(iNVERTE		ton	Vcc=600V			1.2	
	スイチッ ング時間	tr	$I_c = 15A$			0.6	μS
4	スペプラング時間	toff	$V_{G\varepsilon} = \pm 15V$			1.5	μ_{S}
			$R_G = 82\Omega$			0.5	
_	逆回復時間	trr	$I_F = 15A$, $V_{GE} = -10V$, $-di/dt = 50A/\mu s$			350	กร
	コレクタ・エミッタ間遮断電流	Ices	$V_{CES}=1200V$, $V_{GE}=0V$			1.0	mA
<u>-</u>	ゲート・エミッタ間漏れ電流	GES	$V_{CE}=0V$, $V_{GE}=\pm 20V$			100	nA
题 (GB	コレクタ・エミッタ間飽和電圧	VCE (sat)	$I_{C} = 10A$, $V_{GE} = 15V$			3.3	V
1921 J		ton	$V_{cc}=600V$			0.8]
AK	スイッチ ング時間	tr	$I_c = 10A$			0.6	μs
7.L BRA	N 1 7 7 7 7 PHI (B)	toff	$V_{GE} = \pm 15V$			1.5	μ3
			$R_{G} = 120\Omega$	ļ		0.5	
\$ £ £	逆電流	RRM	$V_R = 1200V$			1	mA
35	逆回復時間	trr				600	ns
मृत क	順電圧	V _{FM}	I _F =25A			1.4	٧
	逆電流	IRRM	$V_R = 1600V$			1	mA

●熱的特性: Theramal Characteristics


Itama	Court le Condition of William	Canditions Of William	Characteristics			Linita	
Items	Symbols Conditions Theses		comin.	typ.	max.	Units	
	300	Inverter IGBT	15501 (11	LIVIIS	1.04		
★ 1 4 4 1 - L: \	But C. W	Inverter FRD 17 20 K			2.78		
熟抵抗(Ichip)	Rth (j-c)	Brake IGBT			1.04	°C/W	
		Converter Diode			3.4		
接触熱抵抗 (ケース フィン間) ※	Rth (c-f)	With Thermal Compound		0.05		1	

■等価回路: Equivalent Circuit Schematic




[※]サーマルコンパウンドを使用して放熱フィン上にモジュールを取り付けた時の接触熱抵抗値 ※This is the value which is defined mounting on the additional cooling fin with thermal compound.


■特性曲線:Characteristics




コレクタ電流ーコレクタ・エミッタ間電圧特性(T_i=25°C) (INV部) Collector current vs. Collector-Emitter voltage (INV)




コレクタ電流ーコレクタ・エミッタ間電圧特性(T_J=125°C)(INV部) Collector current vs. Collector-Emitter voltage(INV)




:レクタ・エミッタ間電圧ーゲート・エミッタ間電圧特性(Tj=25°C)(INV部) Collector-Emitter voltage vs. Gate-Emitter voltage(INV)




コレクタ・エミッタ間電圧ーゲート・エミッタ間電圧特性(T,=125°C) (INV部) Collector-Emitter voltage vs. Gate-Emitter voltage (INV)




スイッチング時間ーコレクタ電流特性(Tj=25°C) <(NV部) Switching time vs. Collector current <(NV)




スイッチング時間-コレクタ電流特性(T;=125°C) <INV部> Switching time vs. Collector current <INV>





コンパータ部ダイオード順電圧特性 Converter Diode Forward current vs. Forward voltage

■外形寸法:Outline Drawings



International TOR Rectifier


IR2106(4)(S)

HIGH AND LOW SIDE DRIVER

Features

- Floating channel designed for bootstrap operation Fully operational to +600V
 Folerant to negative transient voltage dV/dt immune
- Gate drive supply range from 10 to 20V (IR2106(4))
- Undervoltage lockout for both channels
- # 3 3V. 5V and 15V input logic compatible
- Matched propagation delay for both channels
- # Logic and power ground +/- 5V offset.
- Lower di/dt gate driver for better noise immunity
- * Outputs in phase with inputs (IR2106)

Packages




Description

The IR2106(4)(S) are high voltage, high speed power MOSFET and IGBT crivers with independent high and low side referenced output channels. Preprietary HVIC and latch menune CMOS technologies enable aggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL output, sewn to 3.3V logic. The output driv-

2106/2301//2108//2109/2302/2304Feature Comparison

Part 11	Input S1	Cross- conduction prevention logic	Dead-Time / a,	Ground Pins	Ton/Toff
2106/2301	HIN/LIN	IC THE	SES & DIS	СОМ	220/200
21064	THIN/LIN	110	TIONE	VSS/COM	220/200
2108	HIN/LIN	. M _{ves} . a	Internal 540ns	COM	220/200
21084	HIN/EIN	yes	Programmable 0.54~5µs	VSS/COM	220/200
2109/2302	IN/SD		Internal 540ns	COM	750/200
21094	IN/SD	yes	Programmable 0.54~5µs	VSS/COM	730/200
2304	HIN/LIN	yes	Internal 100ns	СОМ	160/140

As feature a high pulse current buffer stage designed for minimum driver cross-conduction. The feating channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration which carates up to 600 volts.



Absolute Maximum Ratings
Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min.	Max.	Units
Va	High side floating absolute voltage	-0.3	625	
٧s	High side floating supply offset voltage	V _B - 25	V _B + 0.3	
VHO	High side floating output voltage	V _S - 0.3	V _B + 0.3	1
Vec	Low side and logic fixed supply voltage	-0.3	25	V
VLO	Low side output voltage	-0.3	V _{CC} + 0.3	V
VIN	Logic input voltage	V _{SS} - 0.3	V _{CC} + 0.3	
Vss	Logic ground (IR21064 only)	V _{CC} - 25	V _{CC} + 0.3	
dVs/dt	Allowable offset supply voltage transient	-	50	V/ns
Po	Package power dissipation @ T _A < +25°C (8 lead PDIP)		1.0	
	Universities (8 lead SOIC)	ratuwa,	Sr _{0.625} 211	ka.
	(14 lead PDIP)	& Diss	ert46ior	SW
	(14 lead SOIC)		1.0	
Rihja	Thermal resistance, junction to ambient(8 lead PDIP)		125	
	(8 lead SOIC)		200	0000
	(14 lead PDIP)		75	°C/W
	(14 lead SOIC)		120	
1,2	Junction temperature		150	
Ls	Storage temperature	-50	150	°C
T ₁	Lead temperature (soldering, 10 seconds)		300	Ī

www.irf.com 2

Recommended Operating Conditions

be Input/Output logic timing diagram is shown in figure 1. For proper operation the device should be used within the commended conditions. The V_S and V_{SS} offset rating are tested with all supplies biased at 15V differential.

Symbol	Definition	Min.	Max.	Units
٧B	High side floating supply absolute voltage IR2106(4)	V _S + 10	V _S + 20	
Vs	High side floating supply offset voltage	Note 1	600	
VH0	High side floating output voltage	Vs	VB	
Voc	Low side and logic fixed supply voltage IR2106(4)	10	20	V
VLO.	Low side output voltage	0	Vac	
Vitta	Logic input voltage	V _{SS}	Vcc	
Vss	Logic ground (IR21064 only)	-5	5	
TA	Ambient temperature	-40	125	°C'

Dynamic Electrical Characteristics Onic Theses & Dissertations


12/48 (VCC, VBS) = 15V, VSS = COM, CL = 1000 pF, TA = 25°C.


Symbol	Definition	Min.	Тур.	Max.		Test Conditions
top	Turn-on propagation delay		220	300		V _S = 0V
Tot!	Turn-off propagation delay		200	280		V _S = 0V or 600V
N1 (Delay matching, HS & LS turn-on/off		0	30	nsec	MANAGE WILLIAM STATE OF THE STA
i	Turn-on rise time		150	220		V _S = 0V
il.	Turn-off fall time		50	80		Vs = 0V

Lead Definitions

Symbol	Description
HIM	Logic input for high side gate driver output (HO), in phase
LIN	Logic input for low side gate driver output (LO), in phase
VSS	Logic Ground (IR21064 only)
lγ _β	High side floating supply
НО	High side gate drive output
Vs.	High side floating supply return
F Vogs	Low side and logic fixed supply
LU	Low side gate drive output
COM	Low side return

Lead Assignments





ő www.irf.com




Figure 1. Input/Output Timing Diagram




Figure 2. Switching Time Waveform Definitions





Figure 3. Delay Matching Waveform Definitions

. a uf.com



IR WORLD HEADQUARTERS: 233 Kansas St. El Segundo, California 90245 Tel: (310) 252-7105

Data and specifications subject to change without notice. 1/27/2004



PIC16F7X7 Data Sheet

28/40/44-Pin, 8-Bit CMOS Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology



28/40/44-Pin, 8-Bit CMOS Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology

Low-Power Features:

Power-Managed modes:

Primary Run (XT, RC oscillator, 76 µA, 1 MHz, 2V) RC_RUN (7 μA, 31.25 kHz, 2V) SEC RUN (9 μA, 32 kHz, 2V)

Sleep (0.1 μA, 2V)

- Emer1 Oscillator (1.8 µA, 32 kHz, 2V)
- Natchdog Timer (0.7 µA, 2V)
- Two-Speed Oscillator Start-up

Oscillators:

Three Crystal modes:

LP, XT, HS (up to 20 MHz)

- Two External RC modes
- One External Clock mode: ECIO (up to 20 MHz)
- nternal Oscillator Block:

8 user-selectable frequencies (31 kHz, 125 kHz, 250 kHz, 500 kHz, 1 MHz, 2 MHz, 4 MHz, 8 MHz)

Analog Features:

10-bit, up to 14-channel Analog-to-Digital Converter:

- Programmable Acquisition Time
- Conversion available during Sleep mode

Dual Analog Comparators

Programmable Low-Current Brown-out Reset (BOR) Circuitry and Programmable Low-Voltage Detect (LVD)

Peripheral Features:

- · High Sink/Source Current: 25 mA
- Two 8-bit Timers with Prescaler
- Timer1/RTC module:
 - 16-bit timer/counter with prescaler
 - Can be incremented during Sleep via external 32 kHz watch crystal
- · Master Synchronous Serial Port (MSSP) with 3-wire SPI™ and I²C™ (Master and Slave) modes
- · Addressable Universal Synchronous Asynchronous Receiver Transmitter (AUSART)
- · Three Capture, Compare, PWM modules:
 - Capture is 16-bit, max. resolution is 12.5 ns
 - Compare is 16-bit, max. resolution is 200 ns
- PWM max. resolution is 10 bits
 Parallel Slave Port (PSP) 40/44-pin devices only

Special Microcontroller Features:

- Fail-Safe Clock Monitor for protecting critical applications against crystal failure
- Two-Speed Start-up mode for immediate code
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Programmable Code Protection
- Processor Read Access to Program Memory
- Power-Saving Sleep mode
- In-Circuit Serial Programming™ (ICSP™) via
- · MPLAB® In-Circuit Debug (ICD) via two pins
- MCLR pin function replaceable with input only pin

-	Program			pts		ors		м	SSP		
Device	Memory (# Single-Word Instructions)	Data SRAM (Bytes)	I/O	Interrup	10-bit A/D (ch)	Comparato	CCP (PWM)	SPI™	I ² C™ (Master)	AUSART	Timers 8/16-bit
PIC16F737	4096	368	25	16	11	2	3	Yes	Yes	Yes	2/1
PIC16F747	4096	368	36	17	14	2	3	Yes	Yes	Yes	2/1
PIC16F767	8192	368	25	16	11	2	3	Yes	Yes	Yes	2/1
PIC16F777	8192	368	36	17	14	2	3	Yes	Yes	Yes	2/1

Pin Diagrams




Table of Contents

Sevice Overview	£
Nemory Organization	15
Reading Program Memory	31
Oscillator Configurations	33
O Ports	49
1-mer0 Module	73
Timer1 Module	77
Timer2 Module	85
Capture/Compare/PWM Modules	87
Master Synchronous Serial Port (MSSP) Module	93
Addressable Universal Synchronous Asynchronous Receiver Transmitter (AUSART)	133
Analog-to-Digital Converter (A/D) Module	15′
Comparator Module	161
Comparator Voltage Reference Module	167
Special Features of the CPU	169
Instruction Set Summary	193
Development Support.	20°
Electrical Characteristics	207
PC and AC Characteristics Graphs and Tables	23
Packaging Information.	25
ndix A: Revision History	26
নdix B: Device Differences	261
ndix C: Conversion Considerations	262
	263
ne Support	27
ens Information and Upgrade Hot Line	27 ⁻
ter Response	
-FF 7X7 Product Identification System	
Flectronic Theses & Dissertations	

TO OUR VALUED CUSTOMERS

is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

f you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com or fax the Reader Response Form in the back of this data sheet to (480) 792-4150. We velcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

Gu can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

Asserrata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current bevices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)

After contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

this document contains device specific information about the following devices:

- · PIC16F737
- PIC16F767
- PIC16F747
- PIC16F777

□IC16F737/767 devices are available only in 28-pin packages, while PIC16F747/777 devices are available in 40-pin and 44-pin packages. All devices in the □IC16F7X7 family share common architecture with the □ollowing differences:

- The PIC16F737 and PIC16F767 have one-half of the total on-chip memory of the PIC16F747 and PIC16F777.
- The 28-pin devices have 3 I/O ports, while the 40/44-pin devices have 5.
- The 28-pin devices have 16 interrupts, while the 40/44-pin devices have 17.
- The 28-pin devices have 11 A/D input channels, while the 40/44-pin devices have 14.
- The Parallel Slave Port is implemented only on the 40/44-pin devices.
- Low-Power modes: RC_RUN allows the core and peripherals to be clocked from the INTRC, while SEC_RUN allows the core and peripherals to be clocked from the low-power Timer1. Refer to Section 4.7 "Power-Managed Modes" for further details
- Internal RC oscillator with eight selectable frequencies, including 31.25 kHz, 125 kHz, 250 kHz, 500 kHz, 1 MHz, 2 MHz, 4 MHz and 8 MHz. The INTRC can be configured as a primary or secondary clock source. Refer to Section 4.5 "Internal Oscillator Block" for further details.

- The Timer1 module current consumption has been greatly reduced from 20 μA (previous PIC16 devices) to 1.8 μA typical (32 kHz at 2V), which is ideal for real-time clock applications. Refer to Section 7.0 "Timer1 Module" for further details.
- Extended Watchdog Timer (WDT) that can have a programmable period from 1 ms to 268s. The WDT has its own 16-bit prescaler. Refer to Section 15.17 "Watchdog Timer (WDT)" for further details.
- Two-Speed Start-up: When the oscillator is configured for LP, XT or HS, this feature will clock the device from the INTRC while the oscillator is warming up. This, in turn, will enable almost immediate code execution. Refer to Section 15.17.3 "Two-Speed Clock Start-up Mode" for further details.
- Fail-Safe Clock Monitor: This feature will allow the device to continue operation if the primary or secondary clock source fails by switching over to the INTRC.


The available features are summarized in Table 1-1. Block diagrams of the PIC16F737/767 and PIC16F747/777 devices are provided in Figure 1-1 and Figure 1-2, respectively. The pinouts for these device families are listed in Table 1-2 and Table 1-3.

Additional information may be found in the "PICmicro® Mid-Range MCU Family Reference Manual" (D\$33023) which may be obtained from your local Microchip Sales Representative or downloaded from the Microchip web site. The Reference Manual should be considered a complementary document to this data sheet and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

TABLE 1-1: PIC16F7X7 DEVICE FEATURES

Key Features	PIC16F737	PIC16F747	PIC16F767	PIC16F777
Operating Frequency	DC – 20 MHz	DC – 20 MHz	DC – 20 MHz	DC – 20 MHz
Resets (and Delays)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)
Flash Program Memory (14-bit words)	4K	4K	8K	8K
Data Memory (bytes)	368	368	368	368
nterrupts	16	17	16	17
/O Ports	Ports A, B, C	Ports A, B, C, D, E	Ports A, B, C	Ports A, B, C, D, E
Timers	3	3	3	3
Sapture/Compare/PWM Modules	3	3	3	3
Master Serial Communications	MSSP, AUSART	MSSP, AUSART	MSSP, AUSART	MSSP, AUSART
arallel Communications	_	PSP	_	PSP
10-bit Analog-to-Digital Module	11 Input Channels	14 Input Channels	11 Input Channels	14 Input Channels
nstruction Set	35 Instructions	35 Instructions	35 Instructions	35 Instructions
Packaging	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin QFN	40-pin PDIP 44-pin QFN 44-pin TQFP	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin QFN	40-pin PDIP 44-pin QFN 44-pin TQFP

FIGURE 1-1: PIC16F737 AND PIC16F767 BLOCK DIAGRAM



PIC16F737 AND PIC16F767 PINOUT DESCRIPTION **TABLE 1-2:**

Pin Name	PDIP SOIC SSOP Pin#	QFN Pin #	I/O/P Type	Buffer Type	Description
OSC1/CLKI/RA7 OSC1	9	6	ŀ	ST/CMOS ⁽³⁾	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode; otherwise CMOS.
CLKI RA7			 /O	ST	External clock source input. Always associated with pin function OSC1 (see OSC1/CLKI, OSC2/CLKO pins). Digital I/O.
DSC2/CLKO/RA6	10	7	"0	- 31	Oscillator crystal or clock output.
OSC2	10	,	0		Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO			0	ST	In RC mode, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
RA6		00	1/0		Digital I/O.
MCLR/VPP/RE3 MCLR	1	26	ı	ST	Master Clear (input) or programming voltage (output). Master Clear (Reset) input. This pin is an active-low Reset to the device.
VPP			Р		Programming voltage input.
RE3			1	ST	Digital input only pin.
					PORTA is a bidirectional I/O port.
RAO/ANO	2	27	110	TTL	Divis 140
RA0 AN0			1/0		Digital I/O. Analog input 0.
	2	100	Ur	iversit	v of Moratuwa, Sri Lanka.
RA1/AN1 RA1	3	28	MO:		
AN1			1/01	ectronic	Digital I/O. Analog input 1. Dissertations
RA2/AN2/VREF-/CVREF	4	1	XX/X	WWTIEh	mrt ac lk
RA2		CHARLES OF MUNICIPAL PROPERTY OF PERSONS ASSESSED.	1/0	V VV .110 .1	Digital I/O.
AN2			1		Analog input 2.
VREF-					A/D reference voltage input (low).
CVREF	_		0		Comparator voltage reference output.
RA3/AN3/VREF+	5	2	1/0	TTL	Di-it-LUO
RA3 AN3			1/0		Digital I/O. Analog input 3.
VREF+					A/D reference voltage input (high).
RA4/T0CKI/C1OUT	6	3	1	ST	, , , , , , , , , , , , , , , , , , ,
RA4			1/0		Digital I/O – Open-drain when configured as output.
TOCKI			1		Timer0 external clock input.
C1OUT			0		Comparator 1 output bit.
RA5/AN4/LVDIN/ <mark>SS/C2OU</mark> T	7	4		TTL	
RA5			1/0		Digital I/O.
AN4			1		Analog input 4.
LVDIN	1		1/0		Low-Voltage Detect input.
SS			0	1	SPIM slave select input.
C2OUT				1	Comparator 2 output bit.

Legend:

l = input — = Not used O = output TTL = TTL input I/O = input/output ST = Schmitt Trigger input P = power

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

4: Pin location of CCP2 is determined by the CCPMX bit in Configuration Word Register 1.

TABLE 1-2: PIC16F737 AND PIC16F767 PINOUT DESCRIPTION (CONTINUED)

Pin Name	e PDIP SOIC QFN SSOP Pin#			Buffer Type	Description			
					PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.			
RB0/INT/AN12 RB0 INT	21	18	I/O 	TTL/ST ⁽¹⁾	Digital I/O. External interrupt.			
AN12 B1/AN10 RB1 AN10	22	19	1/0	TTL	Analog input channel 12. Digital I/O. Analog input channel 10.			
RB2/AN8 RB2 AN8	23	20	I/O 1	TTL	Digital I/O. Analog input channel 8.			
RB3/CCP 2/AN9 RB 3 CCP2 ⁽⁴⁾ AN9	24	21	I/O I/O I	TTL	Digital I/O. CCP2 capture input, compare output, PWM output. Analog input channel 9.			
884/AN11 RB4 AN11	25	22	I/O I	TTL	Digital I/O. Analog input channel 11.			
RB5/AN13/CCP3 RB5 AN13 CCP3	26	23		TTL iversit	Digital I/O. Analog input channel 13. CCP3 capture input, compare output, PWM output.			
RB6/PGC RB6 PGC	27	24	1/O 1/O	TTL/ST ⁽²⁾	Digital I/O. In-Circuit Debugger and ICSP™ programming clock.			
RB7/PG D RB7 PGD	28	25	I/O I/O	TTL/ST ⁽²⁾	Digital I/O. In-Circuit Debugger and ICSP programming data.			

Legend:

I = input --- = Not used O = output TTL = TTL input I/O = input/output

.

P = power

ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

^{2:} This buffer is a Schmitt Trigger input when used in Serial Programming mode.

^{3:} This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

^{4:} Pin location of CCP2 is determined by the CCPMX bit in Configuration Word Register 1.

TABLE 1-2: PIC16F737 AND PIC16F767 PINOUT DESCRIPTION (CONTINUED)

Pin Name	PDIP SOIC SSOP Pin #	QFN Pin#	I/O/P Type	Buffer Type	Description
					PORTC is a bidirectional I/O port.
f 10S 0 /T1 C KI	11	8		ST	
.C0			1/0		Digital I/O.
1080			0		Timer1 oscillator output.
1CKI			ŀ		Timer1 external clock input.
T1OSI/CCP2	12	9		ST	
RC1			1/0		Digital I/O.
10SI			ļ l		Timer1 oscillator input.
:CP2 ⁽⁴⁾	1		1/0		Capture2 input, Compare2 output, PWM2 output.
CCP1	13	10		ST	
RC2			1/0		Digital I/O.
CP1			1/0		Capture1 input, Compare1 output, PWM1 output.
SCK/SCL	14	11	ļ	ST	
RC3		Ì	1/0		Digital I/O.
SCK			1/0		Synchronous serial clock input/output for SPI™ mode.
30L			1/0		Synchronous serial clock input/output for l ² C™ mode.
'SDI/SDA	15	12	1	ST	
RC4			I/O		Digital I/O.
SDI		1	1		SPI data in.
AC6			1/0		I ² C data I/O.
/SDO	16	13	Ì	ST	
RC5			1/0		Digital I/O.
3D 0		(FIGURE	0	Univers	it SPI data out. ratuwa, Sri Lanka.
/TX/CK	17	14	1	ST	
RC6	''		1/0	Electro	11 Digital I/O. es & Dissertations
ΓX		No.	0	1.	AUSART asynchronous transmit.
ok		Contract of the	1/0	www.l1	AUSART synchronous clock.
/RX/DT	18	15		ST	
RC7	1		1/0		Digital I/O.
RX			1		AUSART asynchronous receive.
DT.			1/0		AUSART synchronous data.
	8, 19	5, 16	Р	_	Ground reference for logic and I/O pins.
	20	17	Р		Positive supply for logic and I/O pins.

. egend:

I = input

— = Not used

O = output TTL = TTL input I/O = input/output

ST = Schmitt Trigger input

P = power

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

^{2:} This buffer is a Schmitt Trigger input when used in Serial Programming mode.

^{3:} This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

^{4:} Pin location of CCP2 is determined by the CCPMX bit in Configuration Word Register 1.

2.0 MEMORY ORGANIZATION

Emere are two memory blocks in each of these Cmicro® MCUs. The program memory and data memory have separate buses so that concurrent cless can occur and is detailed in this section. The ogram memory can be read internally by user code see Section 3.0 "Reading Program Memory").

 -iditional information on device memory may be found the "PICmicro® Mid-Range MCU Family Reference Atanual" (DS33023).

2.1 Program Memory Organization

PIC16F7X7 devices have a 13-bit program counter to be program as the program seemory space. The PIC16F767/777 devices have words of Flash program memory and the C16F737/747 devices have 4K words. The program seemory maps for PIC16F7X7 devices are shown in dure 2-1. Accessing a location above the physically explemented address will cause a wraparound.

The Reset vector is at 0000h and the interrupt vector is $\approx 0004h$

2.2 Data Memory Organization

The data memory is partitioned into multiple banks which contain the General Purpose Registers and the Special Function Registers. Bits RP1 (Status<6>) and RP0 (Status<5>) are the bank select bits:

RP1:RP0	Bank
00	0
01	1
10	2
11	3

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers, implemented as static RAM. All implemented banks contain Special Function Registers. Some frequently used Special Function Registers from one bank may be mirrored in another bank for code reduction and quicker access.


2.2.1 GENERAL PURPOSE REGISTER FILE

The register file (shown in Figure 2-2 and Figure 2-3) can be accessed either directly, or indirectly, through the File Select Register (FSR).

Electronic Theses & Dissertations

FIGURE 2-1:

PROGRAM MEMORY MAPS AND STACKS FOR PIC16F7X7 DEVICES



DATA MEMORY MAP FOR PIC16F737 AND THE PIC16F767 **∃**IGURE **2-2**:

	File ddress	A	File Address		File Address	A	File Address	
ndirect addr.(*)	00h	Indirect addr. (*)	80h	Indirect addr.(*)	100h	indirect addr.(*)	180h	
TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION_REG	181h	
PCL	02h	PCL	82h	PCL	102h	PCL	182h	
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h	
FSR	04h	FSR	84h	FSR	104h	FSR	184h	
PORTA	05h	TRISA	8 5 h	WDTCON	105h		185h	
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h	
PORTC	07h	TRISC	87h		107h		187h	
	08h		88h		108h		188h	
PORTE	09h	TRISE	89h	LVDCON	109h		189h	
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah	
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh	
PIR1	0Ch	PIE1	8Ch	PMDATA	10Ch	PMCON1	18Ch	
PIR2	0Dh	PIE2	8Dh	PMADR	10Dh		18Dh	
TMR1L	0Eh	PCON	8Eh	PMDATH	10Eh		18Eh	
TMR1H	0Fh	OSCCON	8Fh	PMADRH	10Fh		18Fh	
T1CON	10h	OSCTUNE	90h		110h		190h	
TMR2	11h	SSPCON2	91h				10011	
T2CON	12h	PR2	92h					
SSPBUF	13h	SSPADD	93h					
SSPCON	14h	SSPSTAT	194h er	sity of Mo		a, Sri Lar	ka.	
CCPR1L	15h	CCPR3L	195h	nio Thoga		issertation		
CCPR1H	16h	CCPR3H	96h		SaD		12	
CCP1CON	17h	CCP3CON V	97h	General	k	General		
RCSTA	18h	TXSTA	98h	Purpose Register		Purpose Register		
TXREG	19h	SPBRG	99h	16 Bytes		16 Bytes		
RCREG	1Ah	OI BIXO	9Ah					
CCPR2L	1Bh	ADCON2	9Bh					
CCPR2H	1Ch	CMCON	9Ch					
CCP2CON	1Dh	CVRCON	9Dh					
ADRESH	1Eh	ADRESL	9Eh					
ADCON0	1Fh	ADCON1	9Fh				19Fh	
ADCONO	20h	ADCONT		75	11Fh		+	
	2011	General	A0h	General	120h	General	1A0h	
		Purpose		Purpose		Purpose		
General		Register		Register		Register		
Purpose		80 Bytes		80 Bytes		80 Bytes		
Register			EFh F0h		16Fh 170h		1EFh 1F0h	
96 Bytes			FUII	A	17011	A 0000000	15011	
		Accesses 70h-7Fh		Accesses 70h-7Fh		Accesses 70h-7Fh		
		7011-7111		7011-7111		7511.7111		
Don!: 0	∫7Fh	Pont 1	FFh	Bank 2	17Fh	Bank 3	l 1FFh	
Bank 0		Bank 1		Dank Z		Dalik		

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 2-1. The Special Function Registers can be classified into two sets: core (CPU) and peripheral. Those registers associated with the core functions are described in detail in this section. Those related to the operation of the peripheral features are described in detail in the peripheral feature section.

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,		Details on page	
Bank 0													
00h ⁽⁴⁾	INDF	Addressin	Addressing this location uses contents of FSR to address data memory (not a physical register)										
01h	TMR0	Timer0 Mo	Timer0 Module Register										
02h ⁽⁴⁾	PCL	Program (Counter (PC)	Least Signif	icant Byte					0000	0000	29, 180	
03h ⁽⁴⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	C	0001	1xxx	21, 180	
-)-1h ⁽⁴⁾	FSR	Indirect Da	ata Memory /	Address Poir	nter					xxxx	xxxx	30, 180	
)5h	PORTA	PORTA D	ata Latch wh	en written: F	ORTA pins wh	nen read				xx0x	0000	55, 180	
06h	PORTB	PORTB D	ata Latch wh	en written: F	ORTB pins wi	hen read				xx00	0000	64, 180	
J7h	PORTC	PORTC D	ata Latch wh	en written: F	PORTC pins w	hen read				xxxx	XXXX	66, 180	
08h(5)	PORTD	PORTD D	ata Latch wh	en written: F	PORTD pins w	hen read				xxxx	XXXX	67, 180	
USh(5)	PORTE			_		RE3	RE2	RE1	RE0		x000	68, 180	
()Ah ^(1,4)	PCLATH				Write Buffer for					0	0000	29, 180	
(Bh ⁽⁴⁾	INTCON	GIE	PEIE	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000	000x	23, 180	
C'Ch	PIR1	PSPIF ⁽³⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	25, 180	
0 D h	PIR2	OSFIF	CMIF	LVDIF	liversi	BCLIF	<u> Aorat</u>	CCP3IF	CCP2IF	000-	0-00	27, 180	
(Eh	TMR1L	Holding R	egister for th	e Least Sign	ificant Byte of	the 16-bit TI	MR1 Registe	er .	andi	XXXX	xxxx	83, 180	
0Fn	TMR1H	Holding R	egister for th	e Most Signi	ficant Byte of t	the 16-bit TM	IR1 Registe	L T\199	crtati	XXXX	XXXX	83, 180	
10h	T1CON		T1RUN	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	-000	0000	83, 180	
11h	TMR2	Timer2 Mo	odule Registe	er	7 77.110.	IIII C.C.	O.III			0000	0000	86, 180	
12h:	T2CON_		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	86, 180	
: 3h	SSPBUF	Synchron	ous Serial Po	ort Receive E	Buffer/Transmit	Register				xxxx	XXXX	101, 180	
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000	0000		
15h	CCPR1L	Capture/C	Compare/PW	M Register	(LSB)					xxxx	XXXX	90, 180	
16h	CCPR1H	Capture/C	Compare/PW	M Register	(MSB)					xxxx	XXXX	90, 180	
1.7h	CCP1CON			CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	88, 180	
· 8h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000	000x	134, 180	
9r	TXREG	AUSART	Transmit Da	ta Register						0000	0000	139, 180	
. 'Ah	RCREG	AUSART	Receive Dat	a Register						0000	0000	141, 180	
1Bh	CCPR2L	Capture/C	Compare/PW	M Register 2	2 (LSB)					XXXX	XXXX	92, 180	
Ch	CCPR2H	Capture/C	Compare/PW	M Register 2	2 (MSB)					XXXX	XXXX	92, 180	
· Dh	CCP2CON			CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00	0000	88, 180	
Eh	ADRESH	A/D Resu	lt Register H	igh Byte						xxxx	XXXX	160, 180	
·Fh_	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	CHS3	ADON	0000	0000	152, 180	

Legend: x = unknown, u = unchanged, q = value depends on condition, — = unimplemented, read as '0', r = reserved.

Shaded locations are unimplemented, read as '0'.

- Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> bits, whose contents are transferred to the upper byte of the program counter during branches (CALL or GOTO).
 - 2: Other (non Power-up) Resets include external Reset through MCLR and Watchdog Timer Reset.
 - 3: Bits PSPIE and PSPIF are reserved on the 28-pin devices; always maintain these bits clear.
 - 4: These registers can be addressed from any bank.
 - 5: PORTD, PORTE, TRISD and TRISE are not physically implemented on the 28-pin devices (except for RE3), read as '0'.
 - 6: This bit always reads as a '1'.
 - 7: OSCCON<OSTS> bit resets to '0' with dual-speed start-up and LP, HS or HS-PLL selected as the oscillator.
 - 8: RE3 is an input only. The state of the TRISE3 bit has no effect and will always read '1'.

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page
Bank 1						*-					
80h ⁽⁴⁾	INDF	Addressin	0000 0000	3 0, 180							
81h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	22, 180
82h ⁽⁴⁾	PCL	Program (Counter's (PC	C) Least Sig	nificant Byte					0000 0000	29, 180
83h ⁽⁴⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	21, 180
84h ⁽⁴⁾	FSR	Indirect D	ata Memory /	Address Poi	nter					xxxx xxxx	30, 180
85h	TRISA	PORTA D	ata Direction	Register			VI			1111 1111	55, 181
86h	TRISB	PORTB D	ata Direction	Register						1111 1111	64, 181
87h	TRISC	PORTC D	ata Direction	Register						1111 1111	66, 181
88h ⁽⁵⁾	TRISD		ata Direction	Register						1111 1111	67, 181
89h ⁽⁵⁾	TRISE	IBF ⁽⁵⁾	OBF ⁽⁵⁾	IBOV ⁽⁵⁾	PSPMODE ⁽⁵⁾	(8)	PORTE Da	ta Direction	bits	0000 1111	69, 181
8Ah ^(1,4)	PCLATH		_	_	Write Buffer fo	r the upper	5 bits of the	Program C	ounter	0 0000	23, 180
8Bh ⁽⁴⁾	INTCON	GIE	PEIE	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	25, 180
8Ch	PIE1	PSPIE(3)	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	24, 181
8Dh	PIE2	OSFIE	CMIE	LVDIE		BCLIE		CCP3IE	CCP2IE	000- 0-00	26, 181
8Eh	PCON		_	_	_		SBOREN	POR	BOR	1qq	28, 181
8Fh	OSCCON	_	IRCF2	IRCF1	IRCF0	OSTS ⁽⁷⁾	IOFS	SCS1	SCS0	-000 1000	38, 181
90h	OSCTUNE	_		TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	00 0000	36, 181
91h	SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	105
92h	PR2	Timer2 Pe	eriod Register	r						1111 1111	86, 181
93h	SSPADD	Synchron	ous Serial Po	ort (I ² C™ mo	ode) Address R	egister				0000 0000	101, 181
94h	SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UΑ	BF	0000 0000	101, 181
95h	CCPR3L	Capture/C	ompare/PWI	M Register 3	3 (LSB) 1 ST	v of N	Joran	ıwa	Sri La	xxxx xxxx	92
96h	CCPR3H	Capture/C	Compare/PWI	M Register 3	(MSB)		0			XXXX XXXX	92
97h	CCP3CON	_		CCP3X	CCP3Y	ССР3М3	CCP3M2	CCP3M1	ССР3М0	00 0000	92
98h	TXSTA	CSRC	TX9	TXEN	SYNC	mut o	BRGH	TRMT	TX9D	0000 -010	145, 181
99h	SPBRG	Baud Rate	e Generator I	Register	VW.110.	mit.a	U.IK			0000 0000	145, 181
9Ah		Unimplem	nented							_	
9Bh	ADCON2	_	_	ACQT2	ACQT1	ACQT0	_		_	00 0	154
9Ch	CMCON	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0111	55, 161
9Dh	CVRCON	CVREN	CVROE	CVRR	_	CVR3	CVR2	CVR1	CVR0	000- 0000	55, 167
9Eh	ADRESL	A/D Resu	It Register Lo	w Byte						xxxx xxxx	180
9Fh	ADCON1	ADFM	ADCS2	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	0000 0000	153, 181

Legend: x = unknown, u = unchanged, q = value depends on condition, — = unimplemented, read as '0', r = reserved.

Shaded locations are unimplemented, read as '0'.

- Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> bits, whose contents are transferred to the upper byte of the program counter during branches (CALL or GOTO).
 - 2: Other (non Power-up) Resets include external Reset through MCLR and Watchdog Timer Reset.
 - 3: Bits PSPIE and PSPIF are reserved on the 28-pin devices; always maintain these bits clear.
 - 4: These registers can be addressed from any bank.
 - 5: PORTD, PORTE, TRISD and TRISE are not physically implemented on the 28-pin devices (except for RE3), read as '0'.
 - 6: This bit always reads as a '1'.
 - 7: OSCCON<OSTS> bit resets to '0' with dual-speed start-up and LP, HS or HS-PLL selected as the oscillator.
 - 8: RE3 is an input only. The state of the TRISE3 bit has no effect and will always read '1'.

