

REFERENCES

- [1] The story of the Intel® 4004. Intel. <https://www.intel.com/content/www/us/en/history/museum-story-of-intel-4004.html>
- [2] “Apple M3,” Wikipedia, Nov. 28, 2023. https://en.wikipedia.org/wiki/Apple_M3
- [3] Esmailzadeh, H., Cao, T., Yang, X., Blackburn, S. M., & McKinley, K. S. (2012). Looking back and looking forward: power, performance, and upheaval. *Communications of the ACM*, 55(7), 105-114.
- [4] Apple, “Apple,” Apple, 2024. <https://www.apple.com/>
- [5] “Intel® Core™ i9 processor 14900KS (36M Cache, up to 6.20 GHz) - Product Specifications,” Intel. <https://www.intel.com/content/www/us/en/products/sku/237504/intel-core-i9-processor-14900ks-36m-cache-up-to-6-20-ghz/specifications.html>
- [6] Moore, G. E. (1998). Cramming more components onto integrated circuits. *Proceedings of the IEEE*, 86(1), 82-85.
- [7] Dennard, R. H., Gaensslen, F. H., Yu, H. N., Rideout, V. L., Bassous, E., & LeBlanc, A. R. (1974). Design of ion-implanted MOSFET's with very small physical dimensions. *IEEE Journal of solid-state circuits*, 9(5), 256-268.
- [8] “Intel® Pentium® 4 Processor 661 supporting HT Technology (2M Cache, 3.60 GHz, 800 MHz FSB) Product Specifications,” [www.intel.com. https://ark.intel.com/content/www/us/en/ark/products/27485/intel-pentium-4-processor-661-supporting-ht-technology-2m-cache-3-60-ghz-800-mhz-fsb.html](https://ark.intel.com/content/www/us/en/ark/products/27485/intel-pentium-4-processor-661-supporting-ht-technology-2m-cache-3-60-ghz-800-mhz-fsb.html) (accessed Apr. 24, 2024).
- [9] Hennessy, J. L., & Patterson, D. A. (2011). *Computer architecture: a quantitative approach*. Elsevier.
- [10] Wulf, W. A., & McKee, S. A. (1995). Hitting the memory wall: Implications of the obvious. *ACM SIGARCH computer architecture news*, 23(1), 20-24.
- [11] “IBM Power4 | IBM,” [www.ibm.com. https://www.ibm.com/history/power](https://www.ibm.com/history/power) (accessed Apr. 24, 2024).
- [12] “Intel Pentium Extreme Edition 840 Specs,” TechPowerUp, Apr. 24, 2024. <https://www.techpowerup.com/cpu-specs/pentium-extreme-edition-840.c315> (accessed Apr. 24, 2024).
- [13] N. Malwatkar, “MULTI-CORE PROCESSORS,” Nerd For Tech, Jun. 13, 2021. <https://medium.com/nerd-for-tech/multi-core-processors-53ee2899f90f>
- [14] O. Wechsler, “Inside Intel® Core™ Microarchitecture Setting New Standards for Energy-Efficient Performance White Paper White Paper Inside Intel® Core™ Microarchitecture 2.” Available: https://www.intel.com/pressroom/kits/core2duo/pdf/ICM_whitepaper.pdf
- [15] Semiconductor Industry Association. (2005). *International Technology Roadmap for Semiconductors 2005 Edition*. <http://www.itrs.net/Links/2005ITRS/ExecSum2005.Pdf>.

- [16] Shafique, M., Garg, S., Mitra, T., Parameswaran, S., & Henkel, J. (2014, October). Dark silicon as a challenge for hardware/software co-design: Invited special session paper. In Proceedings of the 2014 International Conference on Hardware/Software Codesign and System Synthesis (pp. 1-10).
- [17] Amdahl, G. M. (1967, April). Validity of the single processor approach to achieving large scale computing capabilities. In Proceedings of the April 18-20, 1967, spring joint computer conference (pp. 483-485).
- [18] Taylor, M. B. (2012, June). Is dark silicon useful? Harnessing the four horsemen of the coming dark silicon apocalypse. In Proceedings of the 49th annual design automation conference (pp. 1131-1136).
- [19] Dreslinski, R. G., Wieckowski, M., Blaauw, D., Sylvester, D., & Mudge, T. (2010). Near-threshold computing: Reclaiming moore's law through energy efficient integrated circuits. Proceedings of the IEEE, 98(2), 253-266.
- [20] Raghavan, A., Luo, Y., Chandawalla, A., Papaefthymiou, M., Pipe, K. P., Wenisch, T. F., & Martin, M. M. (2012, February). Computational sprinting. In IEEE international symposium on high-performance comp architecture (pp. 1-12). IEEE.
- [21] Rotem, E., Naveh, A., Ananthkrishnan, A., Weissmann, E., & Rajwan, D. (2012). Power-management architecture of the intel microarchitecture code-named sandy bridge. Ieee micro, 32(2), 20-27.
- [22] Ionescu, A. M., De Michielis, L., Dagtekin, N., Salvatore, G., Cao, J., Rusu, A., & Bartsch, S. (2011, December). Ultra low power: Emerging devices and their benefits for integrated circuits. In 2011 International Electron Devices Meeting (pp. 16-1). IEEE.
- [23] "Difference Between Symmetric and Asymmetric Multiprocessing (with Comparison Chart)," Tech Differences, Sep. 22, 2016. <https://techdifferences.com/difference-between-symmetric-and-asymmetric-multiprocessing.html>
- [24] Mitra, T. (2015). Heterogeneous multi-core architectures. Information and Media Technologies, 10(3), 383-394.
- [25] Hill, M. D., & Marty, M. R. (2008). Amdahl's law in the multicore era. Computer, 41(7), 33-38.
- [26] Pricopi, M., Muthukaruppan, T. S., Venkataramani, V., Mitra, T., & Vishin, S. (2013, September). Power-performance modeling on asymmetric multi-cores. In 2013 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES) (pp. 1-10). IEEE.
- [27] Ipek, E., Kirman, M., Kirman, N., & Martinez, J. F. (2007, June). Core fusion: accommodating software diversity in chip multiprocessors. In Proceedings of the 34th annual international symposium on Computer architecture (pp. 186-197).
- [28] Tarjan, D., Boyer, M., & Skadron, K. (2008, June). Federation: Repurposing scalar cores for out-of-order instruction issue. In Proceedings of the 45th annual Design Automation Conference (pp. 772-775).

- [29] Pricopi, M., & Mitra, T. (2012). Bahurupi: A polymorphic heterogeneous multi-core architecture. *ACM Transactions on Architecture and Code Optimization (TACO)*, 8(4), 1-21.
- [30] Wang, S., Prakash, A., & Mitra, T. (2018, July). Software support for heterogeneous computing. In *2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)* (pp. 756-762). IEEE.
- [31] David, A. (2017). Scheduling algorithms for asymmetric multi-core processors. arXiv preprint arXiv:1702.04028.
- [32] Kumar, R., Jouppi, N. P., & Tullsen, D. M. (2004, December). Conjoined-core chip multiprocessing. In *37th International Symposium on Microarchitecture (MICRO-37'04)* (pp. 195-206). IEEE.
- [33] Bilbao, C., Saez, J. C., & Prieto-Matias, M. (2023). Flexible system software scheduling for asymmetric multicore systems with PMCSched: A case for Intel Alder Lake. *Concurrency and Computation: Practice and Experience*, 35(25), e7814.
- [34] “Capacity Aware Scheduling — The Linux Kernel documentation,” docs.kernel.org. <https://docs.kernel.org/scheduler/sched-capacity.html> (accessed Apr. 24, 2024).
- [35] “Energy Aware Scheduling — The Linux Kernel documentation,” www.kernel.org. <https://www.kernel.org/doc/html/latest/scheduler/sched-energy.html> (accessed Apr. 24, 2024).
- [36] “big.LITTLE Technology: The Future of Mobile.” Available: <https://armkeil.blob.core.windows.net/developer/Files/pdf/white-paper/big-little-technology-the-future-of-mobile.pdf>
- [37] “Schedutil — The Linux Kernel documentation,” www.kernel.org. <https://www.kernel.org/doc/html/latest/scheduler/schedutil.html>
- [38] Becchi, M., & Crowley, P. (2006, May). Dynamic thread assignment on heterogeneous multiprocessor architectures. In *Proceedings of the 3rd conference on Computing frontiers* (pp. 29-40).
- [39] Koufaty, D., Reddy, D., & Hahn, S. (2010, April). Bias scheduling in heterogeneous multi-core architectures. In *Proceedings of the 5th European conference on Computer systems* (pp. 125-138).
- [40] Saez, J. C., Fedorova, A., Koufaty, D., & Prieto, M. (2012). Leveraging core specialization via OS scheduling to improve performance on asymmetric multicore systems. *ACM Transactions on Computer Systems (TOCS)*, 30(2), 1-38.
- [41] Roberson, J. (2003). {ULE}: A Modern Scheduler for {FreeBSD}. In *BSDCon 2003 (BSDCon 2003)*.
- [42] Arpaci-Dusseau, R. H., & Arpaci-Dusseau, A. C. (2018). *Operating systems: Three easy pieces*. Arpaci-Dusseau Books, LLC.
- [43] Petrucci, V., Loques, O., & Mossé, D. (2012). Lucky Scheduling for {Energy-Efficient} Heterogeneous {Multi-Core} Systems. In *2012 Workshop on Power-Aware Computing and Systems (HotPower 12)*.

- [44] Saez, J. C., Pousa, A., Castro, F., Chaver, D., & Prieto-Matias, M. (2017). Towards completely fair scheduling on asymmetric single-ISA multicore processors. *Journal of Parallel and Distributed Computing*, 102, 115-131.
- [45] Shelepov, D., Saez Alcaide, J. C., Jeffery, S., Fedorova, A., Perez, N., Huang, Z. F., ... & Kumar, V. (2009). HASS: A scheduler for heterogeneous multicore systems. *ACM SIGOPS Operating Systems Review*, 43(2), 66-75.
- [46] Saez, J. C., Pousa, A., Rodríguez-Rodríguez, R., Castro, F., & Prieto-Matias, M. (2017). PMCTrack: Delivering performance monitoring counter support to the OS scheduler. *The Computer Journal*, 60(1), 60-85.
- [47] “Intel® Core™ i7-12650H Processor (24M Cache, up to 4.70 GHz) - Product Specifications,” Intel. <https://www.intel.com/content/www/us/en/products/sku/226066/intel-core-i712650h-processor-24m-cache-up-to-4-70-ghz/specifications.html> (accessed Apr. 24, 2024).
- [48] “PassMark - Intel Core i7-12650H - Price performance comparison,” www.cpubenchmark.net. <https://www.cpubenchmark.net/cpu.php?id=4771&cpu=Intel+Core+i7-12650H> (accessed Apr. 24, 2024).
- [49] WSO2 Documentation, WSO2 API Manager Documentation 4.2.0. Available at: <https://apim.docs.wso2.com/en/4.2.0/> (Accessed: 24 April 2024).
- [50] “wso2/performance-common,” GitHub, Dec. 27, 2023. <https://github.com/wso2/performance-common/tree/master> (accessed Apr. 24, 2024).
- [51] “Apache JMeter - Download Apache JMeter,” jmeter.apache.org. https://jmeter.apache.org/download_jmeter.cgi
- [52] “MySQL :: Download MySQL Community Server,” dev.mysql.com. <https://dev.mysql.com/downloads/mysql/8.0.html> (accessed Apr. 24, 2024).
- [53] P. Gerasimov, M. du Bois, and L. Davies, “Game Dev Guide for 12th Gen Intel Core Processor Hybrid Architecture,” Intel. <https://www.intel.com/content/www/us/en/developer/articles/guide/12th-gen-intel-core-processor-gamedev-guide.html> (accessed Apr. 24, 2024).
- [54] Chen, Q., Chen, Y., Huang, Z. and Guo, M., 2012, May. WATS: Workload-aware task scheduling in asymmetric multi-core architectures. In 2012 IEEE 26th International Parallel and Distributed Processing Symposium (pp. 249-260). IEEE.
- [55] scikit-learn. “Sklearn.tree.DecisionTreeRegressor — Scikit-Learn 0.23.2 Documentation.” *Scikit-Learn.org*, scikit-learn.org/stable/modules/generated/sklearn.tree.DecisionTreeRegressor.html.